Datasheet.kr   

54LS190 데이터시트 PDF




Motorola Semiconductors에서 제조한 전자 부품 54LS190은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 54LS190 자료 제공

부품번호 54LS190 기능
기능 PRESETTABLE BCD/DECADE UP/DOWN COUNTERS
제조업체 Motorola Semiconductors
로고 Motorola Semiconductors 로고


54LS190 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 11 페이지수

미리보기를 사용할 수 없습니다

54LS190 데이터시트, 핀배열, 회로
PRESETTABLE BCD/DECADE
UP/DOWN COUNTERS
PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTERS
The SN54 / 74LS190 is a synchronous UP/ DOWN BCD Decade (8421)
Counter and the SN54/ 74LS191 is a synchronous UP / DOWN Modulo-16
Binary Counter. State changes of the counters are synchronous with the
LOW-to-HIGH transition of the Clock Pulse input.
An asynchronous Parallel Load (PL) input overrides counting and loads the
data present on the Pn inputs into the flip-flops, which makes it possible to use
the circuits as programmable counters. A Count Enable (CE) input serves as
the carry / borrow input in multi-stage counters. An Up / Down Count Control
(U/D) input determines whether a circuit counts up or down. A Terminal Count
(TC) output and a Ripple Clock (RC) output provide overflow/underflow
indication and make possible a variety of methods for generating
carry / borrow signals in multistage counter applications.
Low Power . . . 90 mW Typical Dissipation
High Speed . . . 25 MHz Typical Count Frequency
Synchronous Counting
Asynchronous Parallel Load
Individual Preset Inputs
Count Enable and Up/ Down Control Inputs
Cascadable
Input Clamp Diodes Limit High Speed Termination Effects
CONNECTION DIAGRAM DIP (TOP VIEW)
VCC
16
P0
15
CP
14
RC
13
TC
12
PL
11
P2
10
P3
9
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
1
P1
2
Q1
3
Q0
4
CE
5
U/D
6
Q2
7
Q3
8
GND
PIN NAMES
LOADING (Note a)
HIGH
LOW
CE Count Enable (Active LOW) Input
1.5 U.L.
0.7 U.L.
CP Clock Pulse (Active HIGH going edge) Input 0.5 U.L. 0.25 U.L.
U / D Up/Down Count Control Input
0.5 U.L.
0.25 U.L.
PL Parallel Load Control (Active LOW) Input
0.5 U.L.
0.25 U.L.
Pn Parallel Data Inputs
Qn Flip-Flop Outputs (Note b)
RC Ripple Clock Output (Note b)
0.5 U.L.
10 U.L.
10 U.L.
0.25 U.L.
5 (2.5) U.L.
5 (2.5) U.L.
TC Terminal Count Output (Note b)
10 U.L. 5 (2.5) U.L.
NOTES:
a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
b. Temperature Ranges.
FAST AND LS TTL DATA
5-341
SN54/74LS190
SN54/74LS191
PRESETTABLE BCD/ DECADE
UP/ DOWN COUNTERS
PRESETTABLE 4-BIT BINARY
UP/ DOWN COUNTERS
LOW POWER SCHOTTKY
16
1
J SUFFIX
CERAMIC
CASE 620-09
16
1
N SUFFIX
PLASTIC
CASE 648-08
16
1
D SUFFIX
SOIC
CASE 751B-03
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
Ceramic
Plastic
SOIC
LOGIC SYMBOL
11 15 1 10 9
5
4
14
PL
U/D
P0 P1 P2
P3
RC
CE
CP
Q0 Q1
TC
Q2 Q3
32 6 7
VCC = PIN 16
GND = PIN 8
13
12




54LS190 pdf, 반도체, 판매, 대치품
SN54/74LS190 SN54/74LS191
FUNCTIONAL DESCRIPTION
The LS190 is a synchronous Up / Down BCD Decade
Counter and the LS191 is a synchronous Up / Down 4-Bit
Binary Counter. The operating modes of the LS190 decade
counter and the LS191 binary counter are identical, with the
only difference being the count sequences as noted in the
state diagrams. Each circuit contains four master / slave
flip-flops, with internal gating and steering logic to provide
individual preset, count-up and count-down operations.
Each circuit has an asynchronous parallel load capability
permitting the counter to be preset to any desired number.
When the Parallel Load (PL) input is LOW, information present
on the Parallel Data inputs (P0 – P3) is loaded into the counter
and appears on the Q outputs. This operation overrides the
counting functions, as indicated in the Mode Select Table.
A HIGH signal on the CE input inhibits counting. When CE is
LOW, internal state change are initiated synchronously by the
LOW-to-HIGH transition of the clock input. The direction of
counting is determined by the U/D input signal, as indicated in
the Mode Select Table. When counting is to be enabled, the
CE signal can be made LOW when the clock is in either state.
However, when counting is to be inhibited, the LOW-to-HIGH
CE transition must occur only while the clock is HIGH.
Similarly, the U / D signal should only be changed when either
CE or the clock is HIGH.
Two types of outputs are provided as overflow/underflow
indicators. The Terminal Count (TC) output is normally LOW
and goes HIGH when a circuit reaches zero in the count-down
mode or reaches maximum (9 for the LS190, 15 for the LS191)
in the count-up mode. The TC output will then remain HIGH
until a state change occurs, whether by counting or presetting
or until U / D is changed. The TC output should not be used as
a clock signal because it is subject to decoding spikes.
The TC signal is also used internally to enable the Ripple
Clock (RC) output. The RC output is normally HIGH. When CE
is LOW and TC is HIGH, the RC output will go LOW when the
clock next goes LOW and will stay LOW until the clock goes
HIGH again. This feature simplifies the design of multi-stage
counters, as indicated in Figures a and b. In Figure a, each RC
output is used as the clock input for the next higher stage. This
configuration is particularly advantageous when the clock
source has a limited drive capability, since it drives only the
first stage. To prevent counting in all stages it is only necessary
to inhibit the first stage, since a HIGH signal on CE inhibits the
RC output pulse, as indicated in the RC Truth Table. A
disadvantage of this configuration, in some applications, is the
timing skew between state changes in the first and last stages.
This represents the cumulative delay of the clock as it ripples
through the preceding stages.
A method of causing state changes to occur simultaneously
in all stages is shown in Figure b. All clock inputs are driven in
parallel and the RC outputs propagate the carry / borrow
signals in ripple fashion. In this configuration the LOW state
duration of the clock must be long enough to allow the
negative-going edge of the carry / borrow signal to ripple
through to the last stop before the clock goes HIGH. There is
no such restriction on the HIGH state duration of the clock,
since the RC output of any package goes HIGH shortly after its
CP input goes HIGH.
The configuration shown in Figure c avoids ripple delays
and their associated restrictions. The CE input signal for a
given stage is formed by combining the TC signals from all the
preceding stages. Note that in order to inhibit counting an
enable signal must be included in each carry gate. The simple
inhibit scheme of Figures a and b doesn’t apply, because the
TC output of a given stage is not affected by its own CE.
MODE SELECT TABLE
INPUTS
PL CE U / D CP
MODE
H LL
Count Up
H LH
Count Down
L X X X Preset (Asyn.)
H H X X No Change (Hold)
RC TRUTH TABLE
INPUTS
CE TC* CP
RC
OUTPUT
LH
H XX
X LX
H
H
* TC is generated internally
L = LOW Voltage Level
H = HIGH Voltage Level
X = Don’t Care
= LOW-to-HIGH Clock Transition
= LOW Pulse
FAST AND LS TTL DATA
5-344

4페이지










54LS190 전자부품, 판매, 대치품
SN54/74LS190 SN54/74LS191
DIRECTION
CONTROL
ENABLE
CLOCK
U/D
CE
CP
RC
U/D
CE
CP
RC
U/D
CE
CP
RC
Figure a. n-Stage Counter Using Ripple Clock
DIRECTION
CONTROL
ENABLE
U/D
CE
CP
RC
U/D
CE
CP
RC
U/D
CE
CP
RC
CLOCK
Figure b. Synchronous n-Stage Counter Using Ripple Carry / Borrow
DIRECTION
CONTROL
ENABLE
CLOCK
U/D
CE
CP
TC
U/D
CE
CP
TC
U/D
CE
CP
TC
Figure c. Synchronous n-Stage Counter with Parallel Gated Carry / Borrow
FAST AND LS TTL DATA
5-347

7페이지


구       성 총 11 페이지수
다운로드[ 54LS190.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
54LS190

Synchronous Up/Down Counters With Down/Up Mode Control

Texas Instruments
Texas Instruments
54LS190

PRESETTABLE BCD/DECADE UP/DOWN COUNTERS

Motorola Semiconductors
Motorola Semiconductors

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵