Datasheet.kr   

74HC190 데이터시트 PDF




National Semiconductor에서 제조한 전자 부품 74HC190은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 74HC190 자료 제공

부품번호 74HC190 기능
기능 Synchronous Decade Up/Down Counters
제조업체 National Semiconductor
로고 National Semiconductor 로고


74HC190 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 8 페이지수

미리보기를 사용할 수 없습니다

74HC190 데이터시트, 핀배열, 회로
January 1988
MM54HC190 MM74HC190 Synchronous
Decade Up Down Counters with Mode
Control MM54HC191 MM74HC191
Synchronous Binary Up Down Counters
with Mode Control
General Description
These high speed synchronous counters utilize advanced
silicon-gate CMOS technology They possess the high noise
immunity and low power consumption of CMOS technology
along with the speeds of low power Schottky TTL
These circuits are synchronous reversible up down count-
ers The MM54HC191 MM74HC191 are 4-bit binary count-
ers and the MM54HC190 MM74HC190 are BCD counters
Synchronous operation is provided by having all flip-flops
clocked simultaneously so that the outputs change simulta-
neously when so instructed by the steering logic This mode
of operation eliminates the output counting spikes normally
associated with asynchronous (ripple clock) counters
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input if the
enable input is low A high at the enable input inhibits count-
ing The direction of the count is determined by the level of
the down up input When low the counter counts up and
when high it counts down
These counters are fully programmable that is the outputs
may be preset to either level by placing a low on the load
input and entering the desired data at the data inputs The
output will change independent of the level of the clock in-
put This feature allows the counters to be used as modulo-
N dividers by simply modifying the count length with the
preset inputs
Two outputs have been made available to perform the cas-
cading function ripple clock and maximum minimum count
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used or to the clock input if parallel enabling is used The
maximum minimum count output can be used to accom-
plish look-ahead for high-speed operation
Features
Y Level changes on Enable or Down Up can be made re-
gardless of the level of the clock input
Y Wide power supply range 2 – 6V
Y Low quiescent supply current 80 mA maximum
(74HC Series)
Y Low input current 1 mA maximum
Connection Diagram
Dual-In-Line Package
Load
H
H
L
H
Enable
G
L
L
X
H
Down
Up
L
H
X
X
Clock Function
u Count Up
u Count Down
X Load
X No Change
Asynchronous inputs Low input to load sets QA e A
QB e B QC e C and QD e D
Order Number MM54HC190 191 or MM74HC190 191
Top View
C1995 National Semiconductor Corporation TL F 5322
TL F 5322 – 1
RRD-B30M105 Printed in U S A




74HC190 pdf, 반도체, 판매, 대치품
AC Electrical Characteristics (Continued)
Symbol
Parameter
From
(Input)
74HC
54HC
To
(Output) Conditions VCC
TAe25 C
TAeb40 to 85 C TAeb55 to 125 C Units
Typ Guaranteed Limits
tPLH tPHL Maximum Propagation
Delay Time
Clock Max Min
V
V
V
ns
ns
ns
tPLH tPHL Maximum Propagation Down Up Ripple
Delay Time
Clock
V
V
V
ns
ns
ns
tPLH tPHL Maximum Propagation Down Up Max Min
Delay Time
V
V
V
ns
ns
ns
tPHL tPLH Maximum Propagation Enable Ripple
Delay Time
Clock
V
V
V
ns
ns
ns
tW Minimum Clock Load or
Clear Input Pulse Width
V
V
V
ns
ns
ns
tS
Minimum Setup Time
Data Load
V
V
V
ns
ns
ns
tH Data Hold Time
Load Data
Vb
Vb
Vb
ns
ns
ns
tS Minimum Setup Time Down Up Clock
V
V
V
ns
ns
ns
tH
Minimum Hold Time
Clock Down Up
Vb
Vb
Vb
ns
ns
ns
tS Minimum Setup Time Enable Clock
V
V
V
ns
ns
ns
tH
Minimum Hold Time
Clock Enable
Vb
Vb
Vb
ns
ns
ns
trem Minimum Removal Time Load Clock
V
V
V
ns
ns
ns
tTHL tTLH Maximum Output
Rise and Fall Time
V
V
V
s
ns
ns
tW Minimum Load
Pulse Width
V
V
V
ns
ns
ns
CIN Input Capacitance
pF
CPD Power Dissipation
Capacitance Note
pF
Note 5 CPD determines the no load dynamic power consumption PD e CPD VCC2 f a ICC VCC and the no load dynamic current consumption IS e CPD VCC f a
ICC
4

4페이지










74HC190 전자부품, 판매, 대치품
Timing Diagrams
’HC190 Synchronous Decade Counters
Typical Load Count and Inhibit Sequences
Sequence
(1) Load (preset) to BCD seven
(2) Count up to eight nine zero one and two
(3) Inhibit
(4) Count down to one zero nine eight and seven
’HC191 Synchronous Binary Counters
Typical Load Count and Inhibit Sequence
TL F 5322 – 4
Sequence
(1) Load (preset) to binary thirteen
(2) Count up to fourteen fifteen zero one and two
(3) Inhibit
(4) Count down to one zero fifteen fourteen and thirteen
7
TL F 5322 – 5

7페이지


구       성 총 8 페이지수
다운로드[ 74HC190.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
74HC190

Synchronous Decade Up/Down Counters

National Semiconductor
National Semiconductor
74HC190

4 BIT SYNCHRONOUS UP/DOWN COUNTERS

SGS-THOMSON
SGS-THOMSON

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵