Datasheet.kr   

CDP1855C 데이터시트 PDF




Intersil Corporation에서 제조한 전자 부품 CDP1855C은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 CDP1855C 자료 제공

부품번호 CDP1855C 기능
기능 8-Bit Programmable Multiply/Divide Unit
제조업체 Intersil Corporation
로고 Intersil Corporation 로고


CDP1855C 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 15 페이지수

미리보기를 사용할 수 없습니다

CDP1855C 데이터시트, 핀배열, 회로
March 1997
CDP1855,
CDP1855C
8-Bit Programmable
Multiply/Divide Unit
Features
• Cascadable Up to 4 Units for 32-Bit by 32-Bit Multiply
÷or 64 32-Bit Divide
÷• 8-Bit by 8-Bit Multiply or 16 8-Bit Divide in 5.6µs at
5V or 2.8µs at 10V
• Direct Interface to CDP1800-Series Microprocessors
• Easy Interface to Other 8-Bit Microprocessors
• Significantly Increases Throughput of Microprocessor
Used for Arithmetic Calculations
Ordering Information
PACKAGE TEMP. RANGE
5V
PDIP
-40oC to +85oC CDP1855CE
PKG.
10V NO.
CDP1855E E28.6
Burn-In
SBDIP
CDP1855CEX - E28.6
-40oC to +85oC CDP1855CD CDP1855D D28.6
Burn-In
CDP1855CDX - D28.6
Description
The CDP1855 and CDP1855C are CMOS 8-bit multi-
ply/divide units which can be used to greatly increase the
capabilities of 8-bit microprocessors. They perform multiply
and divide operations on unsigned, binary operators. In
general, microprocessors do not contain multiply or divide
instructions and even efficiently coded multiply or divide
subroutines require considerable memory and execution
time. These multiply/divide units directly interface to the
CDP1800-series microprocessors via the N-lines and can
easily be configured to fit in either the memory or I/O space
of other 8-bit microprocessors.
The multiple/divide unit is based on a method of multiplying
by add and shift right operations and dividing by subtract and
shift left operations. The device is structured to permit cas-
cading identical units to handle operands up to 32 bits.
The CDP1855 and CDP1855C are functionally identical.
They differ in that the CDP1855 has a recommended
operating voltage range of 4V to 10.5V, and the CDP1855C,
a recommended operating voltage range of 4V to 6.5V.
The CDP1855 and CDP1855C types are supplied in a 28
lead hermetic dual-in-line ceramic package (D suffix) and in
a 28 lead dual-in-line plastic package (E suffix). The
CDP1855C is also available in chip form (H suffix).
Pinout
28 LEAD DIP
TOP VIEW
Circuit Configuration
+V
CE 1
CLEAR 2
CTL 3
C.O./O.F. 4
YL 5
ZL 6
SHIFT 7
CLK 8
STB 9
RD/WE 10
RA2 11
RA1 12
RA0 13
VSS 14
28 VDD
27 CN0
26 CN1
25 CI
24 YR
23 ZR
22 BUS 7
21 BUS 6
20 BUS 5
19 BUS 4
18 BUS 3
17 BUS 2
16 BUS 1
15 BUS 0
CLEAR
XTAL
N0
N1
N2
TPB
MRD
CDP1802
EF
BUS
CLEAR
CLK
CE
RA0
C1
RA1
CN0
RA2
CN1
STB
RD/WE
CDP1855
YL
ZR
CTL
C0
YR
ZL
BUS
FIGURE 1. MDU ADDRESSED AS I/O DEVICE
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
4-47
File Number 1053.2




CDP1855C pdf, 반도체, 판매, 대치품
CDP1855, CDP1855C
Functional Description
The CDP1855 is a multiply-divide unit (MDU) designed to be
compatible with CDP1800 series microprocessor systems. It
can, in fact, be interfaced to most 8-bit microprocessors (see
Figure 5). The CDP1855 performs binary multiply or divide
operations as directed by the microprocessor. It can do a
16N-bit by 8N-bit divide yielding a 8N-bit result plus and 8N-
bit remainder. The multiply is an 8N-bit by 8N-bit operation
with a 16N-bit result. The “N” represent the number of
cascaded CDP1855's and can be 1, 2, 3 or 4. All operations
require 8N + 1 shift pulses (See “DELAY NEEDED WITH
AND WITHOUT PRESCALER”).
The CDP1855 contains three registers, X, Y, and Z, which
are loaded with the operands prior to an operation and
contain the results at the completion. In addition, the control
register must be loaded to initiate a multiply or divide. There
is also a status register which contains an overflow flag as
shown in the “CONTROL REGISTER BIT ASSIGNMENT
TABLE”. The register address lines (RA0-RA1) are used to
select the appropriate register for loading or reading. The
RD/WE and STB lines are used in conjunction with the RA
lines to determine the exact MDU response (See
“CONTROL TRUTH TABLE”).
When multiple MDU's are cascaded, the loading of each reg-
ister is done sequentially. For example, the first selection of
register X for loading loads the most significant CDP1855,
the second loads the next significant, and so on. Registers
are also read out sequentially. This is accomplished by inter-
nal counters on each MDU which are decremented by STB
during each register selection. When the counter matches
the chip number (CN1, CN0 lines), the device is selected.
These counters must be cleared with a clear on pin 2 or with
bit 6 in the control word (See “CONTROL REGISTER BIT
ASSIGNMENT TABLE”) in order to start each sequence of
accesses with the most significant device.
The CDP1855 has a built in clock prescaler which can be
selected via bit 7 in the control register. The prescaler may
be necessary in cascaded systems operating at high
frequencies or in systems where a suitable clock frequency
is not readily available. Without the prescaler select, the shift
frequency is equal to the clock input frequency. With the
prescaler selected, the rate depends on the number of
MDU's as defined by bits 4 and 5 of the control word (See
“CONTROL REGISTER BIT ASSIGNMENT TABLE”).
1. For one MDU, the clock frequency is divided by 2.
2. For two MDU's the clock frequency is divided by 4.
3. For 3 or 4 MDU's, the clock frequency is divided by 8.
Operation
1. Initialization and Controls
The CDP1855 must be cleared by a low on pin 2 during
power-on which prevents bus contention problems at the YL,
YR and ZL, ZR terminals and also resets the sequence
counters and the shift pulse generator.
Prior to loading any other registers the control register must
be loaded to specify the number of MDU's being used (See
“CONTROL REGISTER BIT ASSIGNMENT TABLE”).
Once the number of devices has been specified and the
sequence counters cleared with a clear pulse or bit 6 of the
control word, the X, Y, and Z registers can be loaded as
defined in the “CONTROL TRUTH TABLE”. All bytes of the X
register can be loaded, then all bytes of the Y, and then all
bytes of the Z, or they can be loaded randomly. Successive
loads to a given register will always proceed sequentially
from the most significant byte to the least significant byte, as
previously described. Resetting the sequence counters
select the most significant MDU. In a four MDU system, load-
ing all MDU's results in the sequence counter pointing to the
first MDU again. In all other configurations (1, 2, or 3
MDU's), the sequence counter must be reset prior to each
series of register reads or writes.
2. Divide Operation
For the divide operation, the divisor is loaded in the X
register. The dividend is loaded in the Y and Z registers with
the more significant half in the Y register and the less signifi-
cant half in the Z register. These registers may be loaded in
any order, and after loading is completed, a control word is
loaded to specify a divide operation and the number of
MDU's and also to reset the sequence counters and Y or Z
register and select the clock option if desired. Clearing the
sequence counters with bit 6 will set the MDU's up for read-
ing the results.
The X register will be unaltered by the operation. The
quotient will be in the Z register while the remainder will be in
the Y register. An overflow will be indicated by the C.O./O.F.
of the most significant MDU and can also be determined by
reading the status byte.
While the CDP1855 is specified to perform 16 by 8-bit
divides, if the quotient of a divide operation exceeds the size
of the Z register(s) (8N-bits - where N is the number of
cascaded CDP1855's) the overflow bit in the Status Register
will be set. Neither the quotient in Z nor the remainder in Y
will represent a valid answer. This will always be the result of
a division performed when the divisor (X) is equal to or less
than the most significant 8N-bits of the dividend (Y).
The MDU can still be used for such computations if the
divide is done in two steps. The dividend is split into two
parts-the more significant 8N-bits and the less significant
8N-bits-and a divide done on each part. Each step yields an
8N-bit result for a total quotient of 16N-bits.
The first step consists of dividing the more significant 8N-
bits by the divisor. This is done by clearing the Y register(s),
loading the Z register(s) with the more significant 8N-bits of
the dividend, and loading the X register(s) with the divisor. A
division is performed and the resultant value in Z represents
the more significant 8N-bits of the final quotient. The Z regis-
ter(s) value must be unloaded and saved by the processor.
4-50

4페이지










CDP1855C 전자부품, 판매, 대치품
BUS 7
BUS 6
BUS 5
CDP1855, CDP1855C
CONTROL REGISTER BIT ASSIGNMENT TABLE
BUS 4
BUS 3
BUS 2
BUS 1
BUS 0
REGISTER
RESET
B2 = 1, RESET Z REGISTER
B3 = 1, RESET Y REGISTER
B5 B4 NO. OF MDU’s
1 1 One MDU
1 0 Two MDU’s
0 1 Three MDU’s
0 0 Four MDU’s
B6 = 1, RESET SEQUENCE COUNTER
B7 = 1, SELECT SHIFT RATE OPTIONS:
B7 = 0, SHIFT = CLOCK FREQUENCY RATE
B1 B0
00
01
10
11
NO. OF MDU’s
1
2
3
4
OPERATION SELECT
No Operation
Multiply
Divide
Illegal State
SHIFT RATE
Clock ÷ 2
Clock ÷ 4
Clock ÷ 8
Clock ÷ 8
STATUS REGISTER
STATUS BYTE
BIT 7 6 5 4 3
OUTPUT
00000
NOTES:
1. O.F. = 1 if overflow (only valid after a divide has been done)
2. Bits 1 - 7 are read as 0 always.
2
0
10
0 O.F.
DELAY NEEDED WITH AND WITHOUT PRESCALER
8N + 1 Shifts/Operation at 1 Clock Cycle/Shift
N = Number of MDU’s, S = Shift Rate
WITHOUT PRESCALER
WITH PRESCALER
NO. OF MDU’s
SHIFTS = 8N +1
NEEDED
(NOTE 1)
MACHINE CYCLES
NEEDED
SHIFTS = S (8N +1)
NEEDED
(NOTE 1)
MACHINE CYCLES
NEEDED
1
9
2 (1 NOP)
18
3 (1 NOP)
2
17 2 (1 NOP) 68
9 (3 NOPs)
3
25
3 (1 NOP)
200
25 (9 NOPs)
4
33
4 (2 NOPs)
264
33 (11 NOPs)
NOTE:
1. NOP instruction is shown for machine cycles needed (3/NOP). Other instructions may be used.
SHIFT RATE
2
4
8
8
4-53

7페이지


구       성 총 15 페이지수
다운로드[ CDP1855C.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
CDP1855

8-Bit Programmable Multiply/Divide Unit

Intersil Corporation
Intersil Corporation
CDP1855

8-Bit Programmable Multiply/Divide Unit

GE
GE

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵