|
|
PDF CY7C1528V18 Data sheet ( Hoja de datos )
| Número de pieza | CY7C1528V18 | |
| Descripción | 1.8V Synchronous Pipelined SRAM | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CY7C1528V18 (archivo pdf) en la parte inferior de esta página. Total 28 Páginas | ||
|
No Preview Available !
CY7C1517V18
CY7C1528V18
CY7C1519V18
CY7C1521V18
72-Mbit DDR-II SRAM 4-Word Burst
Architecture
Features
Functional Description
• 72-Mbit density (8M x 8, 8M x 9, 4M x 18, 2M x 36)
• 300-MHz clock for high bandwidth
• 4-Word burst for reducing address bus frequency
• Double Data Rate (DDR) interfaces
(data transferred at 600 MHz) @ 300 MHz
• Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
• Two input clocks for output data (C and C) to minimize
clock-skew and flight-time mismatches
• Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
• Synchronous internally self-timed writes
• 1.8V core power supply with HSTL inputs and outputs
• Variable drive HSTL output buffers
• Expanded HSTL output voltage (1.4V–VDD)
• Available in 165-ball FBGA package (15 x 17 x 1.4 mm)
• Offered in lead-free and non lead-free packages
• JTAG 1149.1 compatible test access port
• Delay Lock Loop (DLL) for accurate data placement
Configurations
CY7C1517V18 – 8M x 8
CY7C1528V18 – 8M x 9
CY7C1519V18 – 4M x 18
CY7C1521V18 – 2M x 36
The CY7C1517V18, CY7C1528V18, CY7C1519V18 and
CY7C1521V18 are 1.8V Synchronous Pipelined SRAM
equipped with DDR-II (Double Data Rate) architecture. The
DDR-II consists of an SRAM core with advanced synchronous
peripheral circuitry and a two-bit burst counter. Addresses for
Read and Write are latched on alternate rising edges of the
input (K) clock. Write data is registered on the rising edges of
both K and K. Read data is driven on the rising edges of C and
C if provided, or on the rising edge of K and K if C/C are not
provided. Each address location is associated with four 8-bit
words in the case of CY7C1517V18 and four 9-bit words in the
case of CY7C1528V18 that burst sequentially into or out of the
device. The burst counter always starts with “00” internally in
the case of CY7C1517V18 and CY7C1528V18. On
CY7C1519V18 and CY7C1521V18, the burst counter takes in
the last two significant bits of the external address and bursts
four 18-bit words in the case of CY7C1519V18, and four 36-bit
words in the case of CY7C1521V18, sequentially into or out of
the device.
Asynchronous inputs include output impedance matching
input (ZQ). Synchronous data outputs (Q, sharing the same
physical pins as the data inputs, D) are tightly matched to the
two output echo clocks CQ/CQ, eliminating the need for
separately capturing data from each individual DDR-II SRAM
in the system design.Output data clocks (C/C) enable
maximum system clocking and data synchronization flexibility.
All Synchronous Input Pass through input registers controlled
by the K or K input clocks.All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
Selection Guide
Maximum Operating Frequency
Maximum Operating Current
300 MHz
300
950
278 MHz
278
900
250 MHz
250
850
200 MHz
200
750
167 MHz
167
700
Unit
MHz
mA
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document #: 38-05565 Rev. *E
Revised September 25, 2006
1 page  
Pin Configurations[1] (continued)
165-ball FBGA (15 x 17 x 1.4 mm) Pinout
CY7C1519V18 (4M x 18)
1234 5678
A CQ
A
A
R/W BWS1
K
NC LD
B NC DQ9 NC
A
NC
K
BWS0
A
C NC NC NC VSS A A0 A1 VSS
D NC NC DQ10 VSS VSS VSS VSS VSS
E
NC
NC
DQ11
VDDQ
VSS
VSS
VSS VDDQ
F
NC DQ12 NC
VDDQ
VDD
VSS
VDD
VDDQ
G
NC
NC DQ13 VDDQ
VDD
VSS
VDD
VDDQ
H
DOFF
VREF
VDDQ
VDDQ
VDD
VSS
VDD
VDDQ
J
NC
NC
NC
VDDQ
VDD
VSS
VDD
VDDQ
K
NC
NC DQ14 VDDQ
VDD
VSS
VDD
VDDQ
L NC DQ15 NC VDDQ VSS VSS VSS VDDQ
M NC NC
NC VSS VSS VSS VSS VSS
N NC NC DQ16 VSS
A
A
A VSS
P
NC
NC DQ17
A
ACAA
R
TDO
TCK
A
A
ACAA
CY7C1517V18
CY7C1528V18
CY7C1519V18
CY7C1521V18
9
A
NC
NC
NC
NC
NC
NC
VDDQ
NC
NC
NC
NC
NC
NC
A
10
A
NC
DQ7
NC
NC
NC
NC
VREF
DQ4
NC
NC
DQ1
NC
NC
TMS
11
CQ
DQ8
NC
NC
DQ6
DQ5
NC
ZQ
NC
DQ3
DQ2
NC
NC
DQ0
TDI
CY7C1521V18 (2M x 36)
1234
5678
9 10 11
A
CQ VSS/144M A
R/W BWS2
K
BWS1
LD
B
NC DQ27 DQ18
A
BWS3
K
BWS0
A
A A CQ
NC NC DQ8
C NC NC DQ28 VSS A A0 A1 VSS NC DQ17 DQ7
D NC DQ29 DQ19 VSS VSS VSS VSS VSS NC NC DQ16
E NC NC DQ20 VDDQ VSS VSS VSS VDDQ NC DQ15 DQ6
F
NC DQ30 DQ21 VDDQ VDD
VSS
VDD
VDDQ
NC
NC DQ5
G
NC DQ31 DQ22 VDDQ VDD
VSS
VDD
VDDQ
NC
NC DQ14
H
DOFF
VREF
VDDQ
VDDQ
VDD
VSS
VDD
VDDQ
VDDQ
VREF
ZQ
J
NC
NC DQ32 VDDQ VDD
VSS
VDD
VDDQ
NC DQ13 DQ4
K
NC
NC DQ23 VDDQ VDD
VSS
VDD
VDDQ
NC DQ12 DQ3
L NC DQ33 DQ24 VDDQ VSS VSS VSS VDDQ NC NC DQ2
M
NC
NC
DQ34
VSS
VSS VSS VSS VSS
NC DQ11 DQ1
N NC DQ35 DQ25 VSS
A
A
A VSS NC NC DQ10
P
NC
NC DQ26
A
A C A A NC DQ9 DQ0
R
TDO
TCK
A
A
A
C
AA
A
TMS
TDI
Document #: 38-05565 Rev. *E
Page 5 of 28
5 Page 
CY7C1517V18
CY7C1528V18
CY7C1519V18
CY7C1521V18
Write Cycle Descriptions (CY7C1519V18)[3, 9]
BWS0 BWS1 BWS2 BWS3 K
K
Comments
L L L L L-H – During the Data portion of a Write sequence, all four bytes (D[35:0]) are written
into the device.
L L L L – L-H During the Data portion of a Write sequence, all four bytes (D[35:0]) are written
into the device.
L H H H L-H – During the Data portion of a Write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] will remain unaltered.
L H H H – L-H During the Data portion of a Write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] will remain unaltered.
H L H H L-H – During the Data portion of a Write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] will remain unaltered.
H L H H – L-H During the Data portion of a Write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] will remain unaltered.
H H L H L-H – During the Data portion of a Write sequence, only the byte (D[26:18]) is written
into the device. D[17:0] and D[35:27] will remain unaltered.
H H L H – L-H During the Data portion of a Write sequence, only the byte (D[26:18]) is written
into the device. D[17:0] and D[35:27] will remain unaltered.
H H H L L-H
During the Data portion of a Write sequence, only the byte (D[35:27]) is written
into the device. D[26:0] will remain unaltered.
H H H L – L-H During the Data portion of a Write sequence, only the byte (D[35:27]) is written
into the device. D[26:0] will remain unaltered.
H H H H L-H – No data is written into the device during this portion of a Write operation.
H H H H – L-H No data is written into the device during this portion of a Write operation.
Write Cycle Descriptions (CY7C1521V18)[3, 9]
BWS0
L
L
H
H
K
L-H
–
L-H
–
K Comments
– During the Data portion of a Write sequence, the single byte (D[8:0]) is written into the device.
L-H During the Data portion of a Write sequence, the single byte (D[8:0]) is written into the device.
– No data is written into the device during this portion of a Write operation.
L-H No data is written into the device during this portion of a Write operation.
Document #: 38-05565 Rev. *E
Page 11 of 28
11 Page | ||
| Páginas | Total 28 Páginas | |
| PDF Descargar | [ Datasheet CY7C1528V18.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CY7C1528V18 | 1.8V Synchronous Pipelined SRAM | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |