Datasheet.kr   

9DBU0831 데이터시트 PDF




IDT에서 제조한 전자 부품 9DBU0831은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 9DBU0831 자료 제공

부품번호 9DBU0831 기능
기능 8 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB
제조업체 IDT
로고 IDT 로고


9DBU0831 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 17 페이지수

미리보기를 사용할 수 없습니다

9DBU0831 데이터시트, 핀배열, 회로
8 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB
9DBU0831
DATASHEET
Description
The 9DBU0831 is a member of IDT's 1.5V Ultra-Low-Power
(ULP) PCIe family. The device has 8 output enables for clock
management and 3 selectable SMBus addresses.
Recommended Application
1.5V PCIe Gen1-2-3 Zero Delay/Fanout Buffer (ZDB/FOB)
Output Features
8 – 1-167MHz Low-Power (LP) HCSL DIF pairs
Key Specifications
DIF cycle-to-cycle jitter <50ps
DIF output-to-output skew < 75ps
DIF phase jitter is PCIe Gen1-2-3 compliant
DIF bypass mode additive phase jitter is <300fs rms for
PCIe Gen3
DIF bypass mode additive phase jitter <350fs rms for
12k-20MHz
Block Diagram
Features/Benefits
LP-HCSL outputs; save 16 resistors compared to standard
HCSL outputs
53mW typical power consumption in PLL mode; eliminates
thermal concerns
Outputs can optionally be supplied from any voltage
between 1.05 and 1.5V; maximum power savings
Spread Spectrum (SS) compatible; allows SS for EMI
reduction
OE# pins; support DIF power management
HCSL-compatible differential input; can be driven by
common clock sources
SMBus-selectable features; optimize signal integrity to
application
slew rate for each output
differential output amplitude
Pin/SMBus selectable PLL bandwidth and PLL Bypass;
optimize PLL to application
Outputs blocked until PLL is locked; clean system start-up
Device contains default configuration; SMBus interface not
required for device control
Three selectable SMBus addresses; multiple devices can
easily share an SMBus segment
3.3V tolerant SMBus interface works with legacy controllers
Space saving 48-pin 6x6mm VFQFPN; minimal board
space
vOE(7:0)#
8
CLK_IN
CLK_IN#
vSADR
^vHIBW_BYPM_LOBW#
^CKPWRGD_PD#
SDATA_3.3
SCLK_3.3
SS-
Compatible
PLL
CONTROL
LOGIC
DIF7
DIF6
DIF5
DIF4
DIF3
DIF2
DIF1
DIF0
9DBU0831 REVISION C 04/22/15
1
©2015 Integrated Device Technology, Inc.




9DBU0831 pdf, 반도체, 판매, 대치품
9DBU0831 DATASHEET
Pin Descriptions (cont.)
PIN #
PIN NAME
41 DIF6
42 DIF6#
TYPE
OUT
OUT
43 vOE6#
IN
44 DIF7
45 DIF7#
46 vOE7#
OUT
OUT
IN
47 VDDIO
PWR
48 ^CKPWRGD_PD#
IN
49 EPAD
GND
DESCRIPTION
Differential true clock output
Differential Complementary clock output
Active low input for enabling DIF pair 6. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
Differential true clock output
Differential Complementary clock output
Active low input for enabling DIF pair 7. This pin has an internal pull-down.
1 =disable outputs, 0 = enable outputs
Power supply for differential outputs
Input notifies device to sample latched inputs and start up on first high
assertion. Low enters Power Down Mode, subsequent high assertions exit
Power Down Mode. This pin has internal pull-up resistor.
Connect ePAD to ground.
Test Loads
Low-Power Differential Output Test Load
5 inches
Rs
Zo=100
2pF 2pF
Rs
Note: The device can drive tranmission line lengths greater than those
allowed by the PCIe SIG.
Alternate Differential Output Terminations
Rs Zo Units
33 100 Ohms
27 85
Driving LVDS
Driving LVDS
Rs
Device
Rs
Cc
Cc
3.3V
R7a
Zo
R8a
R7b
R8b
LVDS Clock
input
Driving LVDS inputs
Value
Receiver has Receiver does not
Component
termination have termination Note
R7a, R7b
10K ohm
140 ohm
R8a, R8b
5.6K ohm
75 ohm
Cc
0.1 uF
0.1 uF
Vcm
1.2 volts
1.2 volts
8 O/P 1.5V PCIE GEN1-2-3 ZDB/FOB
4
REVISION C 04/22/15

4페이지










9DBU0831 전자부품, 판매, 대치품
9DBU0831 DATASHEET
Electrical Characteristics–DIF Low-Power HCSL Outputs
TA = TAMB, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS NOTES
Slew rate
Slew rate matching
dV/dt
dV/dt
ΔdV/dt
Scope averaging on, fast setting
Scope averaging on, slow setting
Slew rate matching, Scope averaging on
1.4 2.2 3.5 V/ns 1,2,3
0.9 1.7 2.5 V/ns 1,2,3
2.7 20 % 1,2,4
Voltage High
Voltage Low
VHIGH
VLOW
Statistical measurement on single-ended signal 630 735 850
using oscilloscope math function. (Scope
mV
averaging on)
-150 -16 150
7
7
Max Voltage
Min Voltage
Vmax
Vmin
Measurement on single ended signal using
absolute value. (Scope averaging off)
-300
779
-45
1150 mV
7
7
Vswing
Vswing
Scope averaging off
300 1503
mV 1,2
Crossing Voltage (abs) Vcross_abs
Scope averaging off
250 405 550 mV 1,5
Crossing Voltage (var)
Δ-Vcross
Scope averaging off
12 140 mV 1,6
1Guaranteed by design and characterization, not 100% tested in production.
2 Measured from differential waveform
3 Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around
differential 0V.
4 Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on
the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the
oscilloscope is to use for the edge rate calculations.
5 Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising
edge (i.e. Clock rising and Clock# falling).
6 The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross
absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.
7 At default SMBus settings.
Electrical Characteristics–Current Consumption
TA = TAMB, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions
PARAMETER
SYMBOL
CONDITIONS
MIN
IDDA VDDA+VDDR, PLL Mode, @100MHz
Operating Supply Current
IDD
VDD, All outputs active @100MHz
IDDIO
VDDIO, All outputs active @100MHz
IDDAPD
VDDA+VDDR, CKPWRGD_PD#=0
Powerdown Current
IDDPD
VDDx, CKPWRGD_PD#=0
IDDIOPD
VDDIO, CKPWRGD_PD#=0
1 Guaranteed by design and characterization, not 100% tested in production.
2 Input clock stopped.
TYP
11
6
28
0.5
0.6
0.003
MAX
15
9
35
1
1
0.01
UNITS
mA
mA
mA
mA
mA
mA
NOTES
2
2
2
REVISION C 04/22/15
7 8 O/P 1.5V PCIE GEN1-2-3 ZDB/FOB

7페이지


구       성 총 17 페이지수
다운로드[ 9DBU0831.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
9DBU0831

8 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB

IDT
IDT

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵