KSZ8895MLUB Datasheet PDF - Micrel Semiconductor
| Part Number | KSZ8895MLUB | |
| Description | Integrated 5-Port 10/100 Managed Switch | |
| Manufacturers | Micrel Semiconductor | |
| Logo |  |
|
|
There is a preview and KSZ8895MLUB download ( pdf file ) link at the bottom of this page. Total 30 Pages | ||
Preview 1 page No Preview Available !
General Description
The KSZ8895MLUB is a highly-integrated Layer 2-
managed 5-port switch with an optimized design and
plentiful features, qualified to meet AEC-Q100 standard
for automotive applications. It is designed for cost-
sensitive 10/100Mbps 5-port switch systems with on-chip
termination, lowest power consumption and internal core
power controller. These features will save more system
cost. It has 1.4Gbps high-performance memory
bandwidth, shared memory based switch fabric with full
non-blocking configuration. It also provides an extensive
feature set such as power management, programmable
rate limit and priority ratio, tag/port-based VLAN, packets
filtering, quality-of-service (QoS) four-queue
prioritization, management interface, and MIB counters.
Port 5 is a MAC 5 MII interface with PHY mode as
default at switch side. The SW5-MII interface can be
connected to a processor with a MAC MII interface.
Functional Diagram
KSZ8895MLUB
Integrated 5-Port 10/100 Managed Switch
Revision 2.1
The KSZ8895MLUB consists of 10/100 PHYs with
patented and enhanced mixed-signal technology, media
access control (MAC) units, a high-speed non-blocking
switch fabric, a dedicated address lookup engine, and an
on-chip frame buffer memory. The KSZ8895MLUB
contains five MACs and four integrated PHYs. All PHYs
support 10/100Base-T/TX.
All registers of MACs and PHYs units can be managed
by the SPI interface or the SMI interface. MIIM registers
of the PHYs can be accessed through the MDC/MDIO
interface. EEPROM can set all control registers for the
unmanaged mode.
The KSZ8895MLUB provides multiple CPU control/data
interfaces to effectively address both current and
emerging fast Ethernet applications.
Datasheets and support documentation are available on
Micrel’s web site at: www.micrel.com.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
April 1, 2014
Revision 2.1
|
| |
 
Micrel, Inc.
KSZ8895MLUB
Advanced Functionality...................................................................................................................................................... 39
QoS Priority Support ......................................................................................................................................................... 39
Port-Based Priority............................................................................................................................................................ 39
802.1p-Based Priority ....................................................................................................................................................... 39
Spanning Tree Support..................................................................................................................................................... 40
Rapid Spanning Tree Support .......................................................................................................................................... 41
Tail Tagging Mode ............................................................................................................................................................ 41
IGMP Support ................................................................................................................................................................... 42
Port Mirroring Support ...................................................................................................................................................... 43
VLAN Support ................................................................................................................................................................... 43
Rate Limiting Support ....................................................................................................................................................... 44
Ingress Rate Limit ............................................................................................................................................................. 44
Egress Rate Limit.............................................................................................................................................................. 44
Transmit Queue Ratio Programming ................................................................................................................................ 45
Filtering for Self-Address, Unknown Unicast/Multicast Address and Unknown VID Packet/IP Multicast ........................ 45
Configuration Interfaces..................................................................................................................................................... 46
I2C Master Serial Bus Configuration ................................................................................................................................. 46
SPI Slave Serial Bus Configuration .................................................................................................................................. 46
MII Management Interface (MIIM) .................................................................................................................................... 49
Serial Management Interface (SMI).................................................................................................................................. 49
Register Description ........................................................................................................................................................... 51
Global Registers.................................................................................................................................................................. 53
Register 0 (0×00): Chip ID0 .............................................................................................................................................. 53
Register 1 (0×01): Chip ID1 / Start Switch........................................................................................................................ 53
Register 2 (0×02): Global Control 0 .................................................................................................................................. 53
Register 2 (0×02): Global Control 0 .................................................................................................................................. 54
Register 3 (0×03): Global Control 1 .................................................................................................................................. 54
Register 3 (0×03): Global Control 1 .................................................................................................................................. 55
Register 4 (0×04): Global Control 2 .................................................................................................................................. 56
Register 4 (0×04): Global Control 2 .................................................................................................................................. 57
Register 5 (0×05): Global Control 3 .................................................................................................................................. 57
Register 6 (0×06): Global Control 4 .................................................................................................................................. 58
Register 7 (0×07): Global Control 5 .................................................................................................................................. 59
Register 8 (0×08): Global Control 6 .................................................................................................................................. 59
Register 9 (0×09): Global Control 7 .................................................................................................................................. 59
Register 10 (0×0A): Global Control 8................................................................................................................................ 59
April 1, 2014
5 Revision 2.1
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for KSZ8895MLUB electronic component. |
| Information | Total 30 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ KSZ8895MLUB.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| KSZ8895MLU | The function is Integrated 5-Port 10/100 Managed Switch. Micrel Semiconductor | |
| KSZ8895MLUB | The function is Integrated 5-Port 10/100 Managed Switch. Micrel Semiconductor | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
KSZ8
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||