|
|
PDF AS4SD2M32 Data sheet ( Hoja de datos )
| Número de pieza | AS4SD2M32 | |
| Descripción | 512K x 32 x 4 Banks (64-Mb) Synchronous SDRAM | |
| Fabricantes | Austin Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AS4SD2M32 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Austin Semiconductor, Inc.
SDRAM
AS4SD2M32
512K x 32 x 4 Banks (64-Mb)
Synchronous SDRAM
FEATURES
• Full Military temp (-55°C to 125°C) processing available
• Configuration: 512K x 32 x 4 banks
• Fully synchronous; all signals registered on positive
edge of system clock
• Internal pipelined operation; column address can be
changed every clock cycle
• Internal banks for hiding row access/precharge
• Programmable burst lengths: 1, 2, 4, 8 or full page
• Auto Precharge, includes CONCURRENT AUTO
PRECHARGE and Auto Refresh Modes
• Self Refresh Mode (IT & ET)
• 64ms, 4,096 cycle refresh (IT & ET)
• <16ms 4,096 cycle refresh (XT)
• WRITE Recovery (tWR= “2 CLK”)
• LVTTL-compatible inputs and outputs
• Single +3.3V ±0.3V power supply
OPTIONS
• Plastic TSOPII-EX
MARKING
DGX
• Timing (Cycle Time)
6.0ns CL=3
7.0ns CL=3
7.5ns CL=3
-6
-7
-7.5
• Operating Temperature Ranges
-Industrial Temp (-40°C to 85° C)
-Enhanced Temp (-45°C to +105°C)
-Extended Temp (-55°C to 125°C)
IT
ET
XT***
PIN ASSIGNMENT
(Top View)
86-Pin TSOPII
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
NC
VDD
DQM0
WE
CAS
RAS
CS
NC
BA0
BA1
A10
A0
A1
A2
DQM2
VDD
NC
DQ16
VSSQ
DQ17
DQ18
VDDQ
DQ19
DQ20
VSSQ
DQ21
DQ22
VDDQ
DQ23
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
86 VSS
85 DQ15
84 VSSQ
83 DQ14
82 DQ13
81 VDDQ
80 DQ12
79 DQ11
78 VSSQ
77 DQ10
76 DQ9
75 VDDQ
74 DQ8
73 NC
72 VSS
71 DQM1
70 NC
69 NC
68 CLK
67 CKE
66 A9
65 A8
64 A7
63 A6
62 A5
61 A4
60 A3
59 DQM3
58 VSS
57 NC
56 DQ31
55 VDDQ
54 DQ30
53 DQ29
52 VSSQ
51 DQ28
50 DQ27
49 VDDQ
48 DQ26
47 DQ25
46 VSSQ
45 DQ24
44 VSS
2M x 32
Configuration
512K x 32 x 4
Refresh Count
4K
Row Addressing
4K (A0-A10)
Bank Addressing
4 (BA0, BA1)
Column Addressing
256 (A0-A7)
KEY TIMING PARAMETERS
SPEED CLOCK ACCESS TIME
GRADE FREQUENCY CL = 2** CL = 3**
**CL = CAS (READ) latency
***Consult Factory
SETUP
TIME
1.5ns
HOLD
TIME
0.8ns
For more products and information
please visit our web site at
www.austinsemiconductor.com
AS4SD2M32
Rev. 1.0 1/08
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1
1 page  
Austin Semiconductor, Inc.
SDRAM
AS4SD2M32
FIGURE 1: Mode Register Definition TABLE 1: Burst Definition
BA1 BA0
BURST
LENGTH
2
4
8
Full
Page
(y)
STARTING ORDER OF ACCESSES WITHIN A BURST
COLUMN TYPE = SEQUENTIAL TYPE = INTERLEAVED
A0
0 0-1
0-1
1
A1 A0
00
1-0
0-1-2-3
1-0
0-1-2-3
01
1-2-3-0
1-0-3-2
10
2-3-0-1
2-3-0-1
11
3-0-1-2
3-2-1-0
A2 A1 A0
0 0 0 0-1-2-3-4-5-6-7
0-1-2-3-4-5-6-7
0 0 1 1-2-3-4-5-6-7-0
1-0-3-2-5-4-7-6
0 1 0 2-3-4-5-6-7-0-1-
2-3-0-1-6-7-4-5
0 1 1 3-4-5-6-7-0-1-2
3-2-1-0-7-6-5-4
1 0 0 4-5-6-7-0-1-2-3
4-5-6-7-0-1-2-3
101
110
111
5-6-7-0-1-2-3-4
6-7-0-1-2-3-4-5
7-0-1-2-3-4-5-6
5-4-7-6-1-0-3-2
6-7-4-5-2-3-0-1
7-6-5-4-3-2-1-0
Cn, Cn+1, Cn+2, Cn+3,
n=A0-A7
(location 0-y)
Cn+4…
…Cn-1,
Not Supported
Cn…
NOTES:
1. For full-page access: y=512
2. For a burst length of two, A1-A7 select the block-of-two burst;
A0 selects the starting column within the block.
3. For a burst length of four, A2-A7 select the block-of-four burst;
A0-A1 selects the starting column within the block.
4. For a burst length of eight, A3-A7 select the block-of-eight burst;
A0-A2 selects the starting column within the block.
5. For a full-page burst, the full row is selected and A0-A7 select the
starting column.
6. Whenever a boundary of the block is reached within a given
sequence above, the following access wraps within the block.
7. For a burst length of one, A0-A7 select the unique column to be
accessed, and mode register bit M3 is ignored.
AS4SD2M32
Rev. 1.0 1/08
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
5
5 Page 
Austin Semiconductor, Inc.
FIGURE 7: Consecutive READ Bursts
SDRAM
AS4SD2M32
AS4SD2M32
Rev. 1.0 1/08
11
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet AS4SD2M32.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AS4SD2M32 | 512K x 32 x 4 Banks (64-Mb) Synchronous SDRAM | Austin Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |