|
|
PDF gm6015 Data sheet ( Hoja de datos )
| Número de pieza | gm6015 | |
| Descripción | Digital TV Controller | |
| Fabricantes | Genesis | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de gm6015 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Genesis Microchip Publication
Preliminary Data Sheet
gm6015
Publication number: C6015-DAT-01B
Publication date: August 2002
Genesis Microchip Inc.
2150 Gold Street, P.O. Box 2150, Alviso, CA USA 95002 Tel: (408) 262-6599 Fax: (408) 262-6365
165 Commerce Valley Dr. West, Thornhill, ON Canada L3T 7V8 Tel: (905) 889-5400 Fax: (905) 889-5422
George Thangiah Complex(E), 2nd Flr, 80 Feet Road, Jeevan Bhima Nagar, Bangalore 560 075, India, Tel 91-80-526 3878 Fax 91-80-529 6245
4F, No. 57, Sing Jung Road, NeiHu Taipei, Taiwan 114, R.O.C Tel: 886-2-2791-0118 Fax: 886-2-2791-0196
143-37 Hyundai Tower, #902, Samsung-dong, Kangnam-gu, Seoul, Korea 135-090 Tel 82-2-553-5693 Fax 82-2-552-4942
Rm2614-2618 Shenzhen Office Tower, 6007 Shennan Blvd, 518040, Shenzhen, Guandong, P.R.C., Tel (0755)386-0101, Fax (0755)386-7874
2-9-5 Higashigotanda, Shinagawa-ku, Tokyo, 141-0022, Japan, Tel 81-3-5798-2758, Fax 81-3-5798-2759
www.genesis-microchip.com / [email protected]
1 page  
List of Figures
gm6015 Preliminary Data Sheet
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
Figure 29.
Figure 30.
gm6015 System Design Example ............................................................................... 1
gm6015 Pinout Diagram............................................................................................. 4
gm6015 Functional Block Diagram.......................................................................... 11
Using crystal ............................................................................................................. 13
Using oscillator ......................................................................................................... 13
Clock Generation and Distribution ........................................................................... 14
Clock Domains ......................................................................................................... 15
ITU-BT-656.............................................................................................................. 20
8-bit 4:2:2 YCbCr ..................................................................................................... 20
16-bit 4:2:2 YCbCr ................................................................................................... 21
24-bit 4:4:4 YCbCr data ........................................................................................... 21
24-bit RGB data ........................................................................................................ 21
Embedded Sync Extraction....................................................................................... 22
Input Capture Window (HREF/DE enabled)............................................................ 23
Input Capture Window (HREF/DE disabled)........................................................... 24
Relationship between DHS_CS and DSYNCT ........................................................ 27
Gamma correction..................................................................................................... 29
8-bit to 10-bit mapping ............................................................................................. 29
Pre-scale of data for sync insertion (with 8-bit to 10-bit mapping).......................... 30
10-bit to 6-bit dithering............................................................................................. 30
Output Display Windows.......................................................................................... 31
Examples of Different PIP Configurations............................................................... 33
4:3 to 16:9 aspect ratio conversion ........................................................................... 36
16:9 to 4:3 aspect ratio conversion ........................................................................... 37
Inverse 3:2 pulldown processing .............................................................................. 38
2-wire protocol.......................................................................................................... 43
10-bit Register Address ............................................................................................ 45
3-wire protocol.......................................................................................................... 46
Typical SOY_G +/- connection ................................................................................ 47
gm6015 208 pin PQFP dimension ............................................................................ 49
August 2002
v C6015-DAT-01B
5 Page 
gm6015 Preliminary Data Sheet
I/O Legend: I = Input
Name
ACLK1
AODD
(ACLAMP)
AVS
(A656VS)
(ASVS)
AHS_CS
(A656HS)
ASOY_G+
ASOY_G-
ARAWHS_CS
(ASHS)
ACREF
(ACLK2)
AHREF_DE
ADATA23 (AOVCOL[2])
ADATA22 (AOVCOL[1])
ADATA21 (AOVCOL[0])
ADATA20 (AOVHS)
ADATA19 (AOVVS)
ADATA18 (AOVCLK)
ADATA17 (AOVACTIV)
ADATA16
ADATA15
ADATA14
ADATA13
ADATA12
ADATA11
ADATA10
ADATA9
ADATA8
ADATA7
ADATA6
ADATA5
ADATA4
ADATA3
ADATA2
ADATA1
ADATA0
I/O
I
I
O
I
O
O
I
O
I
I
I
O
I
I
I
I
I
I
I (O)
I (O)
I (O)
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
3. PIN DESCRIPTION
O = Output P = Power
G = Ground
Table 1. Input Port A
Pin# Description
154 Port A input clock 1
155 1. Port A odd/even field indicator input (Default)
2. Port A clamp pulse output
156 1. Port A input VS
(Default)
2. Port A VS extracted from 656 data
3. Port A VS extracted from SOG / SOY
157 1. Port A input HS or composite sync (Default)
2. Port A HS extracted from 656 data
207 Port A bi-level / tri-level sync on green / Y
206 Port A bi-level / tri-level sync on green / Y
158 1. Port A raw HS or composite sync (Default)
2. Port A HS extracted from SOG / SOY
159 1. Port A input clock qualifier
(Default)
2. Port A input clock 2
160 Port A input HREF or DE (Data Enable) from DVI receiver
163 1. Port A input data or overlay interface. Please refer to Table 11 for bus selection.
164 2. Overlay interface
165
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
186
187
188
189
190
August 2002
5 C6015-DAT-01B
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet gm6015.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| gm6010 | Digital TV Controller | Genesis |
| gm6015 | Digital TV Controller | Genesis |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |