|
|
PDF TMM27256AD-20 Data sheet ( Hoja de datos )
| Número de pieza | TMM27256AD-20 | |
| Descripción | N-MOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY | |
| Fabricantes | Toshiba | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TMM27256AD-20 (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
TOSHIBA MOS MEMORY PRODUCT
32,76B WORD X B BIT N-MOS UV ERASABLE AND
ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY
TMM27256AD-15, TMM27256AD-150
SILICON STACKED GATE MOS
TMM27256AD-20, TMM27256AD-200
DESCRIPTION
The TMM2 7256AD is a 32,768 word x 8 bit
ultraviolet light erasable and electrically program-
mable read only memory,
For read operation, the TMM27256AD's access
time is 150ns/200ns, and the TMM27256AD oper-
ates from a single 5-volt power supply and has low
power standby mode which reduces the power dis-
sipation without increasing a'ccess time, The standby
mode is achieved by applying a TIL-high level signal
to the CE input.
For program operation, the programming is
achieved by using the high speed programming
mode.
The TMM27256AD is fabricated with the N-chan-
nel silicon double layer gate MaS technology,
FEATURES
I Vee
~lee2
Icel
I-15
-20
5V±5%
I150ns
200ns
100mA
30mA
I-150
-200
5V±10%
150ns , 200ns
120mA
35mA
• Full static operation
• High speed programming mode
• Inputs and outputs TIL compatible
• Pin compatible with i 27256
• Standard 28 pin DIP cerdip package
PIN CONNECTION (TOP VIEW)
A5
A4
AO
00
01
02
OND
Vee
AU
A13
AS
A9
All
6E
A10
CE
07
06
05
04
03
BLOCK DIAGRAM
Vpp OND Vee
00 01 0203 04 05 06 07
AO
Al
A2
A3
A4
A5
A6
A7
AS
A9
AlO
All
A12
A13
A14
PIN NAMES
MODE SELECTION
Ao-A14
00-07
CE
OE
Vpp
Vee
GND
Address Inputs
Outputs (Inputs)
Chip Enable Input
Output Enable Input
Program Supply Voltage
Vee Supply Voltage (+5V)
Ground
~MODE
CE
(20)
Read
L
Output
Deselect
*
Standby
H
Program
L
Program
Inhibit
H
Program
Verify
*
* :Note H or L
OE Vpp Vee
(22) (1) (28)
L
H 5V 5V
*
H
* 12,5V 6V
L
00-07
(11-13,15-19)
Da~ Out
High Impedance
High Impedance
Data In
High Impedance
Data Out
POWER
Active
Standby
Active
- 0-49 -
1 page  
TMM21256AO-15, TMM21256AO-150
TMM21256AO-20, TMM21256AO-200
ERASURE ,CHARACTERISTICS
The TM M27256AO's erasure is achieved by apply-
ing shortwave ultraviolet light which has a wave-
length of 2537A (Angstroms) through the chips trans-
parent window.
The integrated dose (ultraviolet light intensity
[w/cm2] X exposure time, [sec.]) for erasure should be
a minimum of 15 [w· sec/cm2]
When the Toshiba sterilizing lamp GL-15 is used
and the device is exposed at a distance of 1cm from
the lamp surface, the erasure will be achieved within
60 minutes.
OPERATION INFORMATION
The TMM27256AO's six operation modes are list-
ed in the following table. Mode selection can be
And using commercial lamps whose ultraviolet light
intensity is 12000 [J,tw/cm2] will reduce the exposure
time to about 20 minutes. (In this case, the integrated
dose is 12000 [J,tw/cm2] X (20X60) [sec] 9!: 15
[w· sec/cm2] .)
The TMM27256AO's erasure begins to occur when
exposed to light with wavelength shorter than 4000A. '
Sunlight and flourescent lamps include 3000-4000A
wavelength components. Therefore when used under
such lighting for extended periods of time, opaque
seals-Toshiba EPROM Protect Seal AC901-are avail-
able
achieved by applying TIL level signal to all inputs.
MODE
Read Operation
(Ta=O-70'C)
Read
Output Deselect
Standby
Program Operation
(Ta=25±5'C)
Program
Program Inhibit
Program Verify
* :Note H : VIH, L : VIL,
VIH or VIL
ER) CE OE
(20) (22)
Vpp
(1)
LL
*H
H*
LH
5V
*H 12.5V
*L
Vee
(28)
5V
6V
00-07
(11-13.15-19)
Data Out
High Impedance
High Impedance
Data In
High Impedance
Data Out
POWER
Active
Active
Standby
Active
Active
Active
READ MODE
The TMM27256AO has two control functions.
The chip enable (CEl controls the operation power
and should be used for deVice selection.
The output enable (OE) control the output buffers,
independent of device selection.
Assuming that CE=OE=VIL, the output data is
valid at the outputs after address access time from
stabilizing of all addresses.
The CE to output valid (tCE) is equal to the address
access time (tACC).
Assuming that CE =VIL and all addresses are
valid, the output data is valid at the outputs after tOE
from the falling edge of OE.
OUTPUT DESELECT MODE
Assuming that CE=VIH or OE=VIH.the outputs
will be in a high impedance state.
So two or more TMM27256AO's can be con-
nected together on a common bus line.
When CE is decoded for device selection, all
deselected devices are in low power standby mode.
- 0-53 -
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet TMM27256AD-20.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TMM27256AD-20 | N-MOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY | Toshiba |
| TMM27256AD-200 | N-MOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY | Toshiba |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |