Datasheet.kr   

UM8329T 데이터시트 PDF




UMC에서 제조한 전자 부품 UM8329T은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 UM8329T 자료 제공

부품번호 UM8329T 기능
기능 Floppy Disk Interface Circuit
제조업체 UMC
로고 UMC 로고


UM8329T 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 7 페이지수

미리보기를 사용할 수 없습니다

UM8329T 데이터시트, 핀배열, 회로
SUMO
UM832918329T18329BI8329BT
Features
• Digital date separator
Performs complete data separation function for
floppy disk drives
Separates FM and MFM encoded data
No critical adjustments necessary
5%" and 8" compatible
• Variable write precompensation
• Internal crystal osci lIator circu it
• Track-selectable write precompensation
• Retriggerable head-load timer
• Compatible with the FDC 179X, 8272A, and other
standard floppy disk controllers
• SAN-III MOS N-CHANNEL TECHNOLOGY
• Single + 5 volt supply
• TTL compatible
General Description
The UM8329/B is an MOS integrated circuit designed to
complement either the 179X or 8272A (765A) type of
floppy disk controller chip. It incorporates a digital data
separator, write precompensation logic, and a head-load
timer in one O.3-inch wide 20-pin package. A single pin will
/ configure the chip to work with either the 179X or 8272A
type of controller. The UM8329/B provides a number of
different dynamically selected precompensation values so
that different values may be used when writing to the
inner and outer tracks of the floppy disk drive. The
UM8329/B operates from a +5V supply and simply requires
that a 16 or 8 MHz crystal or TT L-Ievel clock be connected
to the XTAL/CLKIN pin. All inputs and outputs are TTL
compatible.
The UM8329 is available in four versions: The UM8329/T
are intended for 5%" disks and the UM8329B/T for 5%"
and 8" disks. The UM8329/B have an internal crystal
oscillator circuit; the UM8329TIBT require an external
clock.
Pin Configuration
Block Diagram
DSKD
FDCSEl
MINI
DENS
SEPClK
SEPD
WDOUT
HlT/ClK
ClKOUT
GND
VCC
P2
Pl
PO
TEST
HlD
lATE
EARLY
WDIN
XTAl/
ClKIN
6-34




UM8329T pdf, 반도체, 판매, 대치품
Pin Description
Pin No.
Symbol
1 DSKD
2 FDCSE L
3 MINI
4 DENS
5 SEPCLK
6 SEPD
7 WDOUT
8 HLT/CLK
9 CLKOUT
10 GND
11 XTAL/CLKIN
12 WDIN
13 EARLY
14 LATE
15 HLD
16 TEST
17 PO
18 P1
19 P2
20 Vee
UM832918329T 183298183298 T
I/O Descriptions
This input is the raw read data received from the drive. (This input is I
I active low.)
This input signal, when low programs the UM8329/B for a 179X type of
I LSI controller. When FDCSE L is high, the UM8329/B is programmed for a
8272A (765A) type of controller. (See fig. 4.)
The state of this input determines whether the UM8329/B is configured
to support 8" or 5%" floppy disk drive interfaces. It is used in conjunction
with the DENS input to prescale the clock for the data separator. The
1 state of this input also alters the CLKOUT frequency, the precompensation
value, the head load delay time (when in 179X mode) and the HLT/CLK
frequency (when in 8272A mode). (See figs. 2, 3, and 4.)
The state of this input determines whether the UM8329/B is configured to
support single density (FM) or double density (MFM) floppy disk drive
I interfaces. It is used in conjunction with the MINI input to prescale the clock
for the data separator. The state of this input also alters the CLKOUT
frequency when in the 8272A mode. (See figs. 2, 3, and 4.)
0 A square-wave window clock signal output derived from the DSKD input.
This output is the regenerated data pulse derived from the raw data input
0 (DSKD). This signal may be either active low or active high as determined
by FDCSE L (pin 2).
)
0 The precompensated WR ITE OATA stream to the drive.
When in the 8272A mode (FDCSEL high), this output is the master clock to
the floppy disk controller. When in the 179X mode, this signal goes high
0 after the head load delay has occured following the HLD input going high.
This output is retriggerable. (See fig. 3.)
--
This signal is the write clock to the floppy disk controller. Its frequency
0 is determined by the state of the MINI, DENS, and FDCSEL input pins.
(See fig. 3.)
Ground
This input is for direct connection to a 16 MHz or 8 MHz crystal UM8329/B
()nly). The other pin of the crystal is grounded. XTAL/CLKIN may altern-
I atively be connected to a single-phase TTL-level clock. The UM8329T and
BT require an external TTL-level clock.
I The write data stream from the floppy disk controller.
When this input is high, the current WR ITE DATA pulse will be written
I early to the disk.
When this input is high, the current WRITE DATA pulse will be written
late to the disk.
I When both EAR LY and LATE are low, the current WRITE DATA pulse
will be written at the nominal position.
This input is only used in 179X mode. A high level at this input causes a
high level on the H LT/CLK output after the specified head-load time delay
I' has elapsed. The delay is selected by the state of the MI N I output. (See
fig. 3.)
This input (when low) decreases the head-load time delay and initializess the
I data separator. This pin is for test purposes only. This input has an internal
pull-up resistor and should be tied high or disconnected for normal operation.
I P2-PO select the amount of precompensation applied to the write data. (See
I fig. 2.)
I
+5 VOLT SUPPLY
6-37

4페이지










UM8329T 전자부품, 판매, 대치품
UM832918329T 183298/83298T
Typical System Implementation - 179X FDC
179X
DRIVE
TROO
WPRT
I.P.
READY
DIR
STEP
W00-07
OALO-OAL7
WG
HLD
INTRa
-ORO
--RE
WE
-CS
-Al
-AD
--RESET
INTREO
ORO
WE
CS
Al
AO
MR
RAWRO
HLT
RCLK
lJi5EN
WO
EARLY
LATE
TG43
CLK
LATCH r---
DO-O7~
----I
TRKOO
WPRT
INDEX
READY
~ DIR
~ STEP
WRITE
GATE
L UM8329
HLO
~ HLO
SEPO
HLT/CLK OSKO
~ RAW READ
r--:±SEPCLK FOC.SEL
DENS
,--- MINI
WOIN
EARLY
WOOUT
TEST*
~
r----~V
P2 ~.r-
WOATA
LATE
CLKOUT
P1 ~~~
PO ~<r~
---
XTALlCLKIN
.~
=
16 MHz
~ LCUR
MOTOR ON
SIDE
- SEL3
SEL2
SEll'
~
* The UM9229/B. as all other NMOS integrated circuits. presents a high impedance on all
inputs.
To avoid soft errors caused by transmission line effects and noise where there is long
cabling between the floppy disk drive and the controller board. the use of a (noninverting)
TTL schmidt-trigger input gate or bus transceiver is recommended at the OSKO input to
the UM9229/S.
Ordering Information
Part Number
UM8329
UM8329B
UM8329T
UM8329BT
Operation Type
ClK/XTAl
ClK/XTAl
elK
ClK
Frequency Option
8 MHZ
16 MHZ
8 MHZ
16 MHZ
Package Type
Plastic
Plastic
Plastic
Plastic
6-40

7페이지


구       성 총 7 페이지수
다운로드[ UM8329T.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
UM8329

Floppy Disk Interface Circuit

UMC
UMC
UM8329B

Floppy Disk Interface Circuit

UMC
UMC

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵