|
|
PDF XRT7296 Data sheet ( Hoja de datos )
| Número de pieza | XRT7296 | |
| Descripción | INTEGRATED LINE TRANSMITTER | |
| Fabricantes | Exar | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de XRT7296 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
FEATURES
$,++-
./
.
*
0,+
1 /,
+ /
2 1 3+ - 4,++
%
+ /
2 1
/
5" 6 5!
+ /
2 1 4
++/
*78*%%
+ /
2 1 7
4,+ * 49:4 /
/
/+ 3/; $, /
+
&< 0 2
, +-
XRT7296
APPLICATIONS
+ *
./
. =7 * 7
2 ;
>,
+ *
/ -
?? >,
0 @
>,
$3
= /
+
GENERAL DESCRIPTION
1
"%) .,++-
0 @
. '")@3 ( ')!@3 (
+/
/ + 3
,
. =7
* '&!@3 ( +
/ A+ /3+
1
/ +
1
"%& =7
* "%&
/
1
"%) /
, /+ /; ,+*+ , +
@
,+
// 6
/1 /+ -
7
5"
/
1
/
49 '( :4 ' (
/
., / . 3
1
+
/ +
-
/
//, + /+,
1
/1
.
/
/
+ .
A
+ +
/
4 1
/
/
., / / 3
3+
+- 1 ,1
A
+ / +
1
/
/ /
3 + +
/
.+
, ,
= */1 ,+
1
//, -
+
++-
>,
A
+ /
. +
>,+B
1
/ */
/
+
$ -
+
+
,3+
*1
3 1 + /+
+ *3/;
3+
2 1 1
3,+ * + *3/; //,
1
"%) ,./ ,
, 4 @=
/1 + - /;
!* 0
0 =C
/;
1
/
>,
+
&< 2
, +-
/ ,
A, 2
. "8 '
/,
.
D
/
(
ORDERING INFORMATION
Part No.
"%)
0
"%)
8
Package
!
) @+ 0
0
! C
@+ C =C
Operating
Temperature Range
* D !&
* D !&
!" # $
%&! '&( ))!*" $ '&( ))!*""
1 page  
XRT7296
ELECTRICAL CHARACTERISTICS (See Figure 8 )
Test Conditions: VDD = 5V ± 5%, TA = -40C to +85C, unless otherwise specified. All timing characteristics
are measured with 10pF loading.
Symbol Parameter
Min.
Typ.
Max.
Units
AC Electrical Characteristics
# + /; , - -/+
' *(
& & && .
# + /; , - -/+
' (
" & & .
# + /;
'. %.(
$ # + /; $++
'. %.(
? 0 7 # $++
?
:=
I
0 7 # $++ : +
0
75 # 0
+-
&
)
# + /; , - -/+
& & && .
# + /;
'. %.(
$ # + /; $++
'. %.(
? 0 7 # $++
?
:= 0 7 # $++ : +
&
#= + /;
'. %.(
$ #= + /; $++
'. %.(
I
0=7 579 #= 0
+-
DC Electrical Characteristics
<
<
, +- < +
, +- ,
"& & && <
<
, 2 < +
<
:
, :1 < +
<= =, , 2 < +
=?K*
<=: =, , :1 < +
=?K
,
;
,
<J "
57
< * &
&
<
<
±
<
<
<
<
0 %) '
, K<(
*&
*&
, / /
/ /
$
$
Notes:
1 When the encoder is enabled, a handling delay of four and a half TCLK clock cycles for B3ZS and five and half clock cycles for HDB3
always exists between TPDATA/TNDATA and TTIP/TRING. The handling delay is reduced to two clock cycles when the encoder
is disabled.
2 When the decoder is enabled, a handling delay of six and a half RCLK clock cycles will always exist between RPDATA/RNDATA
and RPOS/RNEG/RNRZ. The handling delay is reduced to one and half RCLK clock cycles when the decoder is disabled.
3 Supply current is measured with transmitter sending all ones AMI signal and with Transmit Level (TXLEV) set to high.
4 All inputs except pin 19, 20 and pin 26.
Specifications are subject to change without notice
&
5 Page 
#
0
=
7
0
=
75
$
?
I
:=
XRT7296
#
0
=
7
$
?
:=
#=
0=7 5
=
79
I
$
Figure 7. Timing Diagrams for System Interface
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet XRT7296.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| XRT7295AE | DS3/Sonet STS-1 Integrated Line Receiver |  Exar Corporation |
| XRT7295AT | DS3/Sonet STS-1 Integrated Line Receiver | Exar Corporation |
| XRT7295E | INTEGRATED LINE RECEIVER | Exar Corporation |
| XRT7296 | INTEGRATED LINE TRANSMITTER | Exar |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |