|
|
PDF BR24C02FJ-W Data sheet ( Hoja de datos )
| Número de pieza | BR24C02FJ-W | |
| Descripción | I2C BUS compatible serial EEPROM | |
| Fabricantes | ROHM Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de BR24C02FJ-W (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
Memory ICs
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W /
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
I2C BUS compatible serial EEPROM
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W /
BR24C01AFV-W / BR24C02-W / BR24C02F-W /
BR24C02FJ-W / BR24C02FV-W / BR24C04-W /
BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
The BR24C01A-W, BR24C02-W, and BR24C04-W series are 2-wire (I2C BUS type) serial EEPROMs which are
electrically programmable.
∗ I2C BUS is a registered trademark of Philips.
!Applications
VCRs, TVs, printers, car stereos, cordless telephones, short wave radios, programmable DIP switches
!Features
1) 128×8bits (1k) serial EEPROM.
(BR24C01A-W / AF-W / AFJ-W / AFV-W)
256×8bits (2k) serial EEPROM.
(BR24C02-W / F-W / FJ-W / FV-W)
512×8bits (4k) serial EEPROM.
(BR24C04-W / F-W / FJ-W / FV-W)
2) Two wire serial interface.
3) Operating voltage range : 2.7V∼5.5V
4) Low current consumption
Active (at 5V) : 1.5mA (Typ.)
Standby (at 5V) : 0.1µA (Typ.)
5) Auto erase and auto complete functions can be used
during write operations.
6) Page write function.
BR24C01A-W / AF-W / AFJ-W / AFV-W : 8 bytes
BR24C02-W / F-W / FJ-W / FV-W : 8 bytes
BR24C04-W / F-W / FJ-W / FV-W : 16 bytes
7) DATA security
Write protect feature
Inhibit to WRITE at low VCC
8) Noise filters at SCL and SDA pins.
9) Address can be incremented automatically during
read operations.
10) Compact packages.
11) Rewriting possible up to 100,000 times
12) Data can be stored for ten years without corruption.
!Absolute maximum ratings (Ta = 25°C)
Parameter
Symbol
Limits
Applied voltage
Power dissipation
VCC −0.3~+6.5
300(SSOP−B8)
∗1
Pd 450(SOP8, SOP−J8) ∗2
800(DIP8)
∗3
Storage temperature
Tstg
−65~+125
Operating temperature
Topr
−40~+85
Input voltage
− −0.3~VCC+0.3
∗1 Reduced by 3.0mW for each increase in Ta of 1°C over 25°C.
∗2 Reduced by 4.5mW for each increase in Ta of 1°C over 25°C.
∗3 Reduced by 8.0mW for each increase in Ta of 1°C over 25°C.
Unit
V
mW
°C
°C
V
1 page  
Memory ICs
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W /
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
(4) Device addressing
– BR24C01A-W / AF-W / AFJ-W / AFV-W, BR24C02-W / F-W / FJ-W / FV-W
1) Make sure the slave address is output from the master immediately after the start condition.
2) The upper four bits of the slave address are used to determine the device type. The device code for this IC is
fixed at “1010”.
3) The next three bits of the slave address (A2, A1, A0 … device address) are used to select the device. This IC
can address up to eight devices on the same bus.
4) The lowermost bit of the slave address (R / W … READ / WRITE) is used to set the write or read mode as follows.
R / W set to 0 … Write
(Random read word address setting is also 0)
R / W set to 1 … Read
1010
A2 A1 A0
R/W
– BR24C04-W / F-W / FJ-W / FV-W
1) Make sure the slave address is output from the master in continuation with the start condition.
2) The upper four bits of the slave address are used to determine the device type. The device code for this IC is
fixed at “1010”.
3) The next two bits of the slave address (A2, A1, … device address) are used to select the device. This IC can
address up to four devices on the same bus.
4) The next bit of the slave address (PS … Page Select) is used to select the page. As shown below, it can write to
or read from any of the 256 words in the two pages in memory.
PS set to 0 … Page 1 (000 to 0FF)
PS set to 1 … Page 2 (100 to 1FF)
5) The lowermost bit of the slave address (R / W … READ / WRITE) is used to set the write or read mode as follows.
R / W set to 0 … Write
(Random read word address setting is also 0)
R / W set to 1 … Read
1010
A2 A1 PS R / W
(5) Write protect (WP)
When WP pin set to VCC (High level), write protect is set by all address. When WP pin set to GND (Low level),
enable to write to all address. Either control this pin or connect to GND (or VCC). It is inhibited from being left
unconnected.
(6) ACK signal
The acknowledge signal (ACK signal) is determined by software and is used to indicate whether or not a data transfer
is proceeding normally. The transmitting device, whether the master or slave, opens the bus after an 8-bit data
output (µ-COM when a write or read command of the slave address input ; this IC when reading data).
For the receiving device during the ninth clock cycle, SDA is set to LOW and an acknowledge signal (ACK signal) is
sent to indicate that it received the 8-bit data (this IC when a write command or a read command of the slave address
input, µ-COM when a read command data output).
The ICs output a LOW acknowledge signal (ACK signal) after recognizing the start condition and slave address (8
bits).
When data is being write to the ICs, a LOW acknowledge signal (ACK signal) is output after the receipt of each eight
bits of data (word address and write data).
5 Page 
Memory ICs
BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W /
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W
(11) Sequential read cycle (For a current read)
BR24C01A-W / AF-W / AFJ-W / AFV-W
S
TR
AE
R
SLAVE
A
T ADDRESS D
DATA(n)
DATA(n+x)
S
T
O
P
SDA
LINE
1 0 1 0 A2 A1 A0
D7
D0
D7 D0
RA A A A
/C C C C
WK K K K
Fig.16
BR24C02-W / F-W / FJ-W / FV-W
S
TR
AE
R
SLAVE
A
T ADDRESS D
DATA(n)
DATA(n+x)
S
T
O
P
SDA
LINE
1 0 1 0 A2 A1 A0
D7
D0
D7 D0
RA A A A
/C C C C
WK K K K
Fig.17
BR24C04-W / F-W / FJ-W / FV-W
S
TR
AE
R
SLAVE
A
T ADDRESS D
DATA(n)
DATA(n+x)
S
T
O
P
SDA
LINE
1 0 1 0 A2 A1PS
D7
D0
D7 D0
RA A A A
/C C C C
WK K K K
Fig.18
• When an ACK signal LOW is detected after D0 and a stop condition is not sent from the master (µ-COM), the next
word address data can be read. [All words can be read]
• This command is ended by inputting a HIGH signal to the ACK signal after D0 and raising the SDA signal (stop
condition) using the SCL signal HIGH.
• Sequential reading can also be done with a random read.
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet BR24C02FJ-W.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| BR24C02FJ-W | I2C BUS compatible serial EEPROM | ROHM Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |