Datasheet.kr   

AFE2124E 데이터시트 PDF




Burr-Brown Corporation에서 제조한 전자 부품 AFE2124E은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 AFE2124E 자료 제공

부품번호 AFE2124E 기능
기능 Dual HDSL/SDSL ANALOG FRONT END
제조업체 Burr-Brown Corporation
로고 Burr-Brown Corporation 로고


AFE2124E 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 11 페이지수

미리보기를 사용할 수 없습니다

AFE2124E 데이터시트, 핀배열, 회로
®
AFE2124
AFE2124
For most current data sheet and other product
information, visit www.burr-brown.com
Dual HDSL/SDSL ANALOG FRONT END
FEATURES
q SERIAL DIGITAL INTERFACE
q 48-LEAD SSOP PACKAGE
q E1, T1 AND SDSL OPERATION
q 64kbps TO 1168kbps OPERATION
q SCALEABLE DATA RATE
q 250mW POWER DISSIPATION PER
CHANNEL
q TWO COMPLETE HDSL ANALOG INTER-
FACES
q +5V POWER (5V or 3.3V Digital)
DESCRIPTION
Burr-Brown’s dual Analog Front End chip greatly re-
duces the size and cost of a DSL (Digital Subscriber
Line) system by providing all of the active analog
circuitry needed to connect two digital signal processors
to external compromise hybrids and line transformers.
The AFE2124 is optimized for HDSL (High bit rate
DSL) and for SDSL (symmetrical DSL) applications.
Because the transmit and receive filter responses auto-
matically change with clock frequency, the AFE2124 is
particularly suitable for multiple rate DSL systems. The
device operates over a wide range of data rates from
64kbps to 1168kbps.
Functionally, each half of this unit consists of a transmit
and a receive section. The transmit section generates
analog signals from 2-bit digital symbol data and filters
the analog signals to create 2B1Q symbols. The on-
board differential line driver provides a 13.5dBm signal
to the telephone line. The receive section filters and
digitizes the symbol data received on the telephone line.
This IC operates on a single 5V supply. The digital
circuitry in the unit can be connected to a supply from
3.3V to 5V. It is housed in a 48-lead SSOP package.
Pulse Former
Line Driver
txLINE
txLINE
tx and rx
Interface
Lines
tx and rx
Control
Registers
Decimation
Filter
1/2 of AFE2124
∆Σ
Modulator
Difference
Amplifier
rxHYB
rxHYB
Programmable
Gain Amp
rxLINE
rxLINE
Patents Pending
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111
Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
©1999 Burr-Brown Corporation
PDS-1538A
Printed in U.S.A. April, 1999




AFE2124E pdf, 반도체, 판매, 대치품
PIN CONFIGURATION
Top View
SSOP
Data OutA 1
rx48xCLKA 2
rxbaudCLKA 3
Data InA 4
tx48xCLKA 5
txbaudCLKA 6
DVDD
DGND
7
8
AGND 9
txLINE+A 10
AVDD 11
txLINE–A 12
AGND 13
AVDD 14
REFNA 15
VCMA 16
REFPA 17
AGND 18
AGND 19
rxLINE+A 20
rxLINE–A 21
rxHYB+A 22
rxHYB–A 23
AVDD 24
AFE2124
Channel A
Channel B
48 Data OutB
47 rx48xCLKB
46 rxbaudCLKB
45 Data InB
44 tx48xCLKB
43 txbaudCLKB
42 DVDD
41 DGND
40 AGND
39 txLINE+B
38 AVDD
37 txLINE–B
36 AGND
35 AVDD
34 REFNB
33 VCMB
32 REFPB
31 AGND
30 AGND
29 rxLINE+B
28 rxLINE–B
27 rxHYB+B
26 rxHYB–B
25 AVDD
PIN DESCRIPTIONS
PIN # TYPE
CHANNEL A
1 Output
2 Input
3 Input
4 Input
5 Input
6 Input
7 Power
8 Ground
9 Ground
10 Output
11 Power
12 Output
13 Ground
14 Power
15 Output
16 Output
17 Output
18 Ground
19 Ground
20 Input
21 Input
22 Input
23 Input
24 Power
25 Power
CHANNEL B
26 Input
27 Input
28 Input
29 Input
30 Ground
31 Ground
32 Output
33 Output
34 Output
35 Power
36 Ground
37 Output
38 Power
39 Output
40 Ground
41 Ground
42 Power
43 Input
44 Input
45 Input
46 Input
47 Input
48 Output
NAME
Data OutA
rx48xCLKA
rxbaudCLKA
Data InA
tx48xCLKA
txbaudCLKA
DVDD
DGND
AGND
txLINE+A
AVDD
txLINE–A
AGND
AVDD
REFNA
VCMA
REFPA
AGND
AGND
rxLINE+A
rxLINE–A
rxHYB+A
rxHYB–A
AVDD
AVDD
rxHYB–B
rxHYB+B
rxLINE–B
rxLINE+B
AGND
AGND
REFPB
VCMB
REFNB
AVDD
AGND
txLINE–B
AVDD
txLINE+B
AGND
DGND
DVDD
txbaudCLKB
tx48xCLKB
Data InB
rxbaudCLKB
rx48xCLKB
Data OutB
DESCRIPTION
Output Data Word
Receive Clock at 48x Baud Clock
(23.032MHz for E1)
Receive Baud Clock (584kHz for E1)
Input Data Word
Transmit Clock (584kHz for E1)
Transmit Baud Clock at 48x Baud Clock
(584kHz for E1)
Digital Supply (+3.3V to +5V)
Digital Ground
Analog Ground
Transmit Line Driver Output, Positive
Analog Supply (+5V)
Transmit Line Driver Output, Negative
Analog Ground
Analog Supply (+5V)
Negative Reference Output
Common-Mode Voltage (buffered)
Positive Reference Output
Analog Ground
Analog Ground
Positive Line Input
Negative Line Input
Positive Input from Hybrid Network
Negative Input from Hybrid Network
Analog Supply (+5V)
Analog Supply (+5V)
Negative Input from Hybrid Network
Positive Input from Hybrid Network
Negative Line Input
Postiive Line Input
Analog Ground
Analog Ground
Positive Reference Output
Common-Mode Voltage (buffered)
Negative Reference Output
Analog Supply (+5V)
Analog Ground
Transmit LIne Driver Output, Negative
Analog Supply (+5V)
Transmit Line Driver Output, Positive
Analog Ground
Digital Ground
Digital Supply (+3.3V to +5V)
Transmit Baud Clock (584kHz for E1)
Transmit Clock at 48x Baud Clock
(28.032MHz for E1)
Input Data Word
Receive Baud Clock (584kHz for E1)
Receive Clock at 48x Baud Clock
(28.032MHz for E1)
Output Data Word
®
AFE2124
4

4페이지










AFE2124E 전자부품, 판매, 대치품
Data is transmitted and received in synchronization with the
48x transmit and receive clocks (tx48xCLK and rx48xCLK).
There are 48-bit times in each baud period. Data In is
received in the first 16 bits of each baud period. The
remaining 32-bit periods are not used for Data In. Data Out
is transmitted during the first 16 bits of the baud period. A
second interpolated value is transmitted in subsequent bits of
the baud period.
txbaudCLK: The transmit data baud rate, generated by the
DSP. It is 392kHz for T1 or 584kHz for E1. It may vary from
32kHz (64kbps) to 584kHz (1.168Mbps).
tx48xCLK: The transmit pulse former oversampling sam-
pling clock, generated by the DSP. It is 48x the transmit
symbol rate or 28.032MHz for 584kHz symbol rate. This
clock should run continuously.
Data In: This is a 16-bit output data word sent from the DSP
to the AFE. The sixteen bits include tx symbol information
and other control bits, as described below. The data should
be clocked out of the DSP on the falling edge and should be
valid on the rising edge of the tx48xCLK. The AFE2124
reads Data In on the rising edge of the tx48xCLK. The bits
are defined in Table I. Data In is read by the AFE2124
during the first 16 bits periods of each baud period. Only the
first 8 bits are used in the AFE2124. The second 8 bits are
reserved for use in the future products. The remaining 32
bits periods of the baud period are not used for Data In.
Data In Bits
tx Enable Signal—This bit controls the tx Symbol defini-
tion bits. If this bit is 0, only a 0 symbol is transmitted
regardless of the state of the tx Symbol definition bits. If this
bit is 1, the tx Symbol definition bits determine the output
symbol.
tx Symbol Definition—These two bits determine the output
2B1Q symbol transmitted.
MSB
12
3 11 8
LSB
FIGURE 3. Data In Word.
Reserved
tx Boost
Loopback
rx Gain
tx Symbol
tx Enable
4ns
rxbaudCLK
from DSP
4ns
rx48xCLK
from DSP
Data Out
from AFE2124
4ns
A
4ns
48 1
14 15 16
MSB
Bit 15
trx1
Data 1
LSB
Bit 0
B
17 23 24 25 26
Interdata 8 Bits
MSB
Bit 15
Data 1a
39 40 47 48
1
LSB
Bit 0
Interdata 8 Bits
MSB
Bit 15
Data 2
Receive Timing Notes: (1) A baud period consists of 48 periods of the tx48xCLK. (2) The falling edge of the rxbaudCLK
can occur anywhere in area A. The rising edge can occur anywhere in area B. However, neither edge of the
rxbaudCLK can occur within 4ns (on either side) of any rising edge of rx48xCLK. (3) For all data bits after the MSB of
Data 1, the AFE2124 transfers Data Out on the falling edge of the rx48xCLK. The time from the falling edge of
rx48xCLK until Data Out is stable is trx1.
min max
trx1 9ns 14ns
(4) The AFE2124 transfers the MSB of Data 1 on the falling edge of rxbaudCLK. If the falling edge of rxbaudCLK is
synchronized with the falling edge of rx48xCLK, all of the Data Out bits will be the same width. In any case, the time
from the falling edge of rxbaudCLK until the MSB of Data 1 is stable is trx1.
FIGURE 4. Receive Timing Diagram.
7 AFE2124
®

7페이지


구       성 총 11 페이지수
다운로드[ AFE2124E.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
AFE2124

Dual HDSL/SDSL ANALOG FRONT END

Burr-Brown Corporation
Burr-Brown Corporation
AFE2124

Dual HDSL/SDSL Analog Front End

Texas Instruments
Texas Instruments

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵