|
|
PDF AK2305 Data sheet ( Hoja de datos )
| Número de pieza | AK2305 | |
| Descripción | Dual PCM CODEC | |
| Fabricantes | Asahi Kasei Microsystems | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AK2305 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
ASAHI KASEI
[AK2305]
AK2305
Dual PCM CODEC for ISDN TERMINAL ADAPTER
GENERAL DESCRIPTION
AK2305 is a dual PCM CODEC-Filter most
suitable for ISDN Terminal Adapter. A-law/u-
law is selected by the internal register.
In addition to CODEC, this device has dual
DTMF receiver and External Tone Input pin.
Input/output operational amplifiers included in
this device are used for transmit/receive gain
adjustment. AK2305 has internal volume control
to attenuate signal from 0dB to –12dB by 3dB
step control which is defined by an internal
register written through the serial interface.
PCM interface of AK2305 accepts several clock
formats, which are Long Frame, Short Frame,
GCI, IDL. 64k-4096kHz clock input is available
for PCM interface.
FEATURE
- Dual PCM CODEC and Filtering systems for
ISDN Terminal Adapter
- Dual DTMF Receiver
- External Tone Input(AUX)
- Independent functions on each channel
- Frame Sync Signal(8kHz)
- Power Down Mode(Pin/Register operation)
- Mute(Pin/Register operation)
- Gain Adjustment: 0 to -12dB (3dB step)
- Selectable PCM Data Interface Timing:
Long Frame / Short Frame / GCI / IDL
- Variable PCM Data Rate:
64k x N [Hz] (64k - 4.096MHz)
- Operational Amplifier for Gain Adjustment
- A-law/u-law Register Selectable
- Serial Interface
- Power on Reset
- Single +5V ± 5% CMOS technology
- Low Power Consumption (85mW typ)
PACKAGE
- 48LQFP
9.0 x 9.0 mm (0.5mm pin pitch)
C0029-E-02
1 1999/8
1 page  
ASAHI KASEI
PIN CONDITION
[AK2305]
Pin# Name I/O Pin type
AC load
(MAX.)
DC load
(MIN.)
Outout status
(Power down
mode)
Output status
(Reset)
Remarks
1 VRX0
O Analog
50pF
10kΩ
Hi-Z Hi-Z
2 VFR0
I Analog
3 GSR0
O Analog
50pF
10kΩ (*1)
Hi-Z
Hi-Z
4 VREF
O Analog
external cap
5 LPC
O Analog
external cap
6 AVDD
-
7 AVSS
-
8 AUX
I Analog
9 TNOUT O Analog
50pF
10kΩ
Hi-Z Hi-Z
10 GSR1
O Analog
50pF
10kΩ (*1)
Hi-Z
Hi-Z
11 VFR1
I Analog
12 VRX1
O Analog
50pF
10kΩ
Hi-Z Hi-Z
13 VFX1
I Analog
14 GSX1
O Analog
50pF
10kΩ (*1)
Hi-Z
Hi-Z
15 DTIN1
I Analog
16 TST2
I TTL
Factory use only
17 MUTE1
I
TTL
18 MUTE0
I
TTL
19 PD
I TTL
20 DTOE I TTL
21 TNOE1
I
TTL
22 TNOE0
I
TTL
23 STD1
O CMOS
15pF
LL
24 STD0
O CMOS
15pF
LL
25 FS1
I TTL
(*2)
26 FS0
I TTL
27 BCLK
I TTL
28 DX1
O CMOS
15pF
Hi-Z Hi-Z
29 DX0
O CMOS
15pF
Hi-Z Hi-Z
30 DVSS
-
31 DVDD
-
32 DR1
I TTL
(*3)
33 DR0
I TTL
34 DATA
I/O TTL/CMOS
15pF
Input
Input
35 SCLK
I TTL
36 CSN
I TTL
37 DTO00
O CMOS
15pF
Hi-Z Hi-Z
38 DTO01
O CMOS
15pF
Hi-Z Hi-Z
39 DTO02
O CMOS
15pF
Hi-Z Hi-Z
40 DTO03
O CMOS
15pF
Hi-Z Hi-Z
41 DTO10
O CMOS
15pF
Hi-Z Hi-Z
42 DTO11
O CMOS
15pF
Hi-Z Hi-Z
43 DTO12
O CMOS
15pF
Hi-Z Hi-Z
44 DTO13
O CMOS
15pF
Hi-Z Hi-Z
45 TST1
I TTL
Factory use only
46 DTIN0
I Analog
47 GSX0
O Analog
50pF
10kΩ (*1)
Hi-Z
Hi-Z
48 VFX0
I Analog
*1) DC load(MIN.) includes a feedback resistance of input/output op-amp. *2) Pulled down to VSS in GCI/IDL mode.
*3) Pulled down to VSS in 2ch Multiplex mode.
C0029-E-02
5 1999/8
5 Page 
ASAHI KASEI
[AK2305]
INTERFACE TIMING
<Non Multiplex>
PCM data of each channel are interfaced by each I/O pins(DX0 and DR0/DX1 and DR1) at the format of 8bits
in the period of 1 frame(125us) which synchronizes with the FSn(n=0,1). The timing of FS0 and FS1 can be set
at optionally as far as they synchronize with BCLK.
NOTE) First FS and Second FS
Only when BCLK=64kHz, it is possible to input the same clock to the first FS and the second FS. Except for
64kHz BCLK, 8 clock of BCLK x n (n=1-63 integral numbers) intervals of n slots are needed.
BCLK=4096kHz ( First FS = FS0 )
FS0
FS1
SLOT
DX0
DR0
DX1
DR1
1234
ch0
output
ch0
input
ch1
output
ch1
input
63 64 1 2 3 4
ch0
output
ch0
input
ch1
output
ch1
input
BCLK=64kHz(LF) ( FS0 and FS1 at the same timing, First FS = FS0 )
FS0,FS1
BCLK
DX0
DR0
DX1
DR1
1234
1234
1234
1234
56781234
56781234
56781234
56781234
BCLK=64kHz(LF) ( First FS = FS0 )
FS0
FS1
BCLK
DX0
DR0
1234
1234
56781234
56781234
DX1
DR1
C0029-E-02
1234 56781234
1234 56781234
11
1999/8
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet AK2305.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AK2301A | 3.3V Single channel PCM CODEC LSI | Asahi Kasei Microsystems |
| AK2301BX | 3.3V Linear PCM CODEC LSI |  AKM |
| AK2302 | Dual PCM Codec/Filter COMBO LSI | Asahi Kasei Microsystems |
| AK2303LV | Dual PCM CODEC for PBX Analog Line Card | Asahi Kasei Microsystems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |