|
|
|
부품번호 | AKD5393 기능 |
|
|
기능 | Enhanced Dual bit 96 kHz 24-bit ADC | ||
제조업체 | Asahi Kasei Microsystems | ||
로고 | |||
ASAHI KASEI
[AKD5393 Rev.A]
AKD5393
Evaluation board Rev.A for AK5393
General description
The AKD5393 is an evaluation board for the AK5393 professional audio 24bit A/D converter. The
AKD5393 includes the input buffer circuit and also has a digital interface transmitter. Further, the
AKD5393 can evaluate direct interface with AKM’s DAC evaluation boards.
n Ordering guide
AKD5393 Rev.A --- Evaluation board for AK5393VS
Function
• On-board Full-differential input buffer circuit
• On-board clock generator
• Compatible with 2 types of interface
1) Direct interface with AKM’s DAC evaluation boards.
2) On-board CS8402 as DIT which transmits optical output.
• A BNC connector for an external clock input.
+15V -15V
+5V GND +3.3V
Lch
Rch
Input
Buffer
AK5393
CS8402
(DIT)
Opt Out
Clock
Generator
D/A Data
10pin Header
* Circuit diagram and PCB layout are attached at the end of this manual.
<KM059101>
-1-
’00/05
ASAHI KASEI
[AKD5393 Rev.A]
1-2DIT (Optical Link)
PORT1 is used. DIT generates audio Bi-phase signal from received data and which is output through optical
connector (TOTX174). It is possible to connect AKM's D/A converter evaluation boards on the digital-amplifier,
which equips DIR input. There are two kinds of jumper setting depend on the SMODE1 and SMODE2 pin. The
interface signals are output from PORT2. (See the (4)). In case of using external clock through a BNC connector,
select EXT on JP11 (MCLK) and short JP12 (XTE).
[Slave mode] (Default)
JP9
LR
JP7
BC
JP11
JP12
EXT
XTL
MCLK
XTE
[Master mode]
JP9
LR
JP7
BC
JP11
JP12
EXT
XTL
MCLK
XTE
Figure 3. Jumper set up (DIT)
1-3 All interface signals (MCLK, BICK and LRCK) are fed from external circuit. [Slave mode]
Under the following setup, MCLK, LRCK and SCLK signals needed for the A/D to operate could be
Fed through PORT2.
JP9 JP7 JP11
JP12
EXT
XTL
LR BC MCLK XTE
Figure 4. Jumper set up (EXT)
1-4 Feed all interface signals to the external circuit through PORT2.
[Master, Slave mode]
Please set up as same as 1-2. All interfacing signal which drive AK5393 are output through PORT2.
However, the FSYNC signal is input when the position of the SDATA is needed to be controlled.
* Setting for double speed sampling (fs=96kHz)
For the double speed sampling, DFS="L", MCLK=128fs, BICK=64fs(max) are required.
So, when BICK and LRCK are created from 74HC4040 on the board, the crystal oscillator should be changed to
24.576MHz and set JP14 (MCLK2) to 128fs side (see the schematics).
2. BIT CLK (BCF) set up
JP8
128
64
BCF
[JP8] Either 64fs or 128fs for the BCF can be selected. Figure shows 128fs example.
When DFS="H", set JP8 to 64 side.
128: 128fs is fed to AK5393 as BICK.
64: 64fs is fed to AK5393 as BICK.
<KM059101>
-4-
’00/05
4페이지 ASAHI KASEI
[AKD5393 Rev.A]
IMPORTANT NOTICE
• These products and their specifications are subject to change without notice. Before considering any use or
application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor
concerning their current status.
• AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or
use of any information contained herein.
• Any export of these products, or devices or systems containing them, may require an export license or other
official approval under the law and regulations of the country of export pertaining to customs and tariffs,
currency exchange, or strategic materials.
• AKM products are neither intended nor authorized for use as critical components in any safety, life support, or
other hazard related device or system, and AKM assumes no responsibility relating to any such use, except
with the express written consent of the Representative Director of AKM. As used here:
(a) A hazard related device or system is one designed or intended for life support or maintenance of safety or
for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or
perform may reasonably be expected to result in loss of life or in significant injury or damage to person or
property.
(b) A critical component is one whose failure to function or perform may reasonably be expected to result,
whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it,
and which must therefore meet very high standards of performance and reliability.
• It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise
places the product with a third party to notify that party in advance of the above content and conditions, and the
buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from
any and all claims arising from the use of said product in the absence of such notification.
<KM059101>
-7-
’00/05
7페이지 | |||
구 성 | 총 22 페이지수 | ||
다운로드 | [ AKD5393.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
AKD5392 | EVALUATION BOARD REV.B FOR AK5392 | Asahi Kasei Microsystems |
AKD5392 | Enhanced Dual Bit 24Bit ADC | Asahi Kasei Microsystems |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |