Datasheet.kr   

ADV7172 데이터시트 PDF




Analog Devices에서 제조한 전자 부품 ADV7172은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 ADV7172 자료 제공

부품번호 ADV7172 기능
기능 Digital PAL/NTSC Video Encoder
제조업체 Analog Devices
로고 Analog Devices 로고


ADV7172 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 30 페이지수

미리보기를 사용할 수 없습니다

ADV7172 데이터시트, 핀배열, 회로
a
Digital PAL/NTSC Video Encoder
with Six DACs (10 Bits), Color Control
and Enhanced Power Management
ADV7172/ADV7173
FEATURES
ITU-R1 BT601/656 YCrCb to PAL/NTSC Video Encoder
Six High Quality 10-Bit Video DACs
SSAF™ (Super Sub-Alias Filter)
Advanced Power Management Features
PC’98-Compliant (TV Detect with Polling and Auto
Shutdown to Save On Power Consumption)
Low Power DAC Mode
Individual DAC ON/OFF Control
Variable DAC Output Current (5 mA–36 mA)
Ultralow Sleep Mode Current
Hue, Brightness, Contrast and Saturation Controls
CGMS (Copy Generation Management System)
WSS (Wide Screen Signalling)
NTSC-M, PAL-M/N, PAL-B/D/G/H/I, PAL-60
YUV Betacam, MII and SMPTE/EBU N10 Output Levels
Single 27 MHz Clock Required (؋2 Oversampling)
80 dB Video SNR
32-Bit Direct Digital Synthesizer for Color Subcarrier
Multistandard Video Output Support:
Composite (CVBS)
Component S-Video (Y/C)
Component YUV
EuroSCART RGB
Component YUV + CHROMA + LUMA + CVBS
EuroSCART Output RGB + CHROMA + LUMA + CVBS
Programmable Clamping Output Signal
Advanced Programmable Power-On Reset Sequencing
Video Input Data Port Supports:
CCIR-656 4:2:2 8-Bit Parallel Input Format
SMPTE 170M NTSC-Compatible Composite Video
ITU-R BT.470 PAL-Compatible Composite Video
Luma Sharpness Control
Programmable Luma Filters (Low-Pass [PAL/NTSC],
Notch [PAL/NTSC], Extended [SSAF], CIF and QCIF)
Programmable Chroma Filters (Low-Pass [0.65 MHz,
1.0 MHz, 1.2 MHz and 2.0 MHz], CIF and QCIF)
Programmable VBI (Vertical Blanking Interval)
Programmable Subcarrier Frequency and Phase
Programmable LUMA Delay
CCIR and Square Pixel Operation
Integrated Subcarrier Locking to External Video Source
NOTES
Color Signal Control/Burst Signal Control
Interlaced/Noninterlaced Operation
Complete On-Chip Video Timing Generator
Programmable Multimode Master/Slave Operation
Macrovision Antitaping Rev 7.1 (ADV7172 Only)2
Closed Captioning Support
Teletext Insertion Port (PAL-WST)
On-Board Color Bar Generation
On-Board Voltage Reference
2-Wire Serial MPU Interface (I2C®-Compatible and Fast I2C)
Single Supply 5 V or 3.3 V Operation
Small 48-Lead LQFP Package
APPLICATIONS
High Performance DVD Playback Systems, Portable
Video Equipment including Digital Still Cameras and
Laptop PCs, Video Games, PC Video/Multimedia and
Digital Satellite/Cable Systems (Set-Top Boxes/IRD)
GENERAL DESCRIPTION
The ADV7172/ADV7173 is an integrated Digital Video
Encoder that converts digital CCIR-601 4:2:2 8-bit component
video data into a standard analog baseband television signal
compatible with worldwide standards.
There are six DACs available on the ADV7172/ADV7173. In
addition to the Composite output signal there is the facility to
output S-VHS Y/C Video, RGB Video and YUV Video.
The on-board SSAF (Super Sub-Alias Filter), with extended
luminance frequency response and sharp stopband attenuation,
enables studio quality video playback on modern TVs, giving
optimal horizontal line resolution. An additional sharpness control
feature allows extra luminance boost on the frequency response.
An advanced power management circuit enables optimal control
of power consumption in both normal operating modes and
power down or sleep modes. A PC’98-Compliant autodetect
feature has been added to allow the user to determine whether
or not the DACs are correctly terminated. If not, the ADV7172/
ADV7173 flags that they are not connected through the Status
bit and provides the option of automatically powering them
down, thereby reducing power consumption.
The ADV7172/ADV7173 also supports both PAL and NTSC
square pixel operation. The parts also incorporate WSS and
CGMS-A data control generation.
1ITU-R and CCIR are used interchangeably in this document (ITU-R has replaced CCIR recommendations).
2The Macrovision anticopy process is licensed for noncommercial home use only, which is its sole intended use in the device. Please contact sales office for latest
Macrovision version available.
SSAF is a trademark of Analog Devices, Inc.
I2C is a registered trademark of Philips Corporation.
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2001




ADV7172 pdf, 반도체, 판매, 대치품
ADV7172/ADV7173–SPECIFICATIONS
3.3 V SPECIFICATIONS (VAA = 3.0 V–3.6 V1, VREF = 1.235 V, RSET1,2 = 600 unless otherwise noted. All specifications TMIN to TMAX2
unless otherwise noted.)
Parameter
Test Conditions1
Min Typ Max Unit
STATIC PERFORMANCE3
Resolution (Each DAC)
Accuracy (Each DAC)
Integral Nonlinearity
Differential Nonlinearity
Guaranteed Monotonic
10 Bits
1.0 LSB
1.0 LSB
DIGITAL INPUTS3
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IIN
Input Capacitance, CIN
DIGITAL OUTPUTS3
Output High Voltage, VOH
Output Low Voltage, VOL
Three-State Leakage Current
Three-State Output Capacitance
VIN = 0.4 V or 2.4 V
ISOURCE = 400 µA
ISINK = 3.2 mA
2
0.8
±1
10
2.4
0.4
10
10
V
V
µA
pF
V
V
µA
pF
ANALOG OUTPUTS3
Output Current (DACs A, B, C)4
Output Current (DACs A, B, C)5
Output Current (DACs D, E, F)6
Output Current (DACs D, E, F)5
DAC-to-DAC Matching (DACs A, B, C)3
DAC-to-DAC Matching (DACs D, E, F)3
Output Compliance, VOC
Output Impedance, ROUT
Output Capacitance, COUT
POWER REQUIREMENTS3, 7
VAA
Normal Power Mode
IDAC (max)8, 9
IDAC (min)8
ICCT10
Sleep Mode
IDAC11
ICCT12
Power Supply Rejection Ratio
RSET1 = 150 , RL = 37.5
RSET1 = 1041 , RL = 262.5
RSET2 = 600 , RL = 150
RSET2 = 1041 , RL = 262.5
IOUT = 0 mA
RSET1,2 = 600
RSET1,2 = 1041
COMP = 0.1 µF
3.0
34.7
5
8.66
5
1
1
30
3.3
58
30
40
0.1
0.1
0.01
4.0
4.0
1.4
30
3.6
65
mA
mA
mA
mA
%
%
V
k
pF
V
mA
mA
mA
µA
µA
%/%
NOTES
1The max/min specifications are guaranteed over this range. The max/min values are typical over 3.0 V to 3.6 V.
2Temperature range TMIN to TMAX: 0°C to 70°C.
3Guaranteed by characterization.
4Full drive into 75 doubly terminated load.
5Minimum drive current (used with buffered/scaled output load).
6Full Drive into 150 load.
7Power measurements are taken with Clock Frequency = 27 MHz. Max T J = 110°C.
8IDAC is the total current (“min” corresponds to 5 mA output per DAC, “max” corresponds to 8.66 mA output per DAC ) to drive DACs A, B, C, D, E, F. Turning off
individual DACs reduces IDAC correspondingly, also DACs A, B, C can be configured to output a max current of 37 mA.
9DACs A, B, C can output 35 mA typically at 3.3 V (RSET = 150 and RL = 37.5 ), optimum performance obtained at 18 mA DAC Current (RSET = 300 and
RL = 75 ).
10ICCT (Circuit Current) is the continuous current required to drive the device.
11Total DAC current in Sleep Mode.
12Total continuous current during Sleep Mode.
Specifications subject to change without notice.
–4– REV. B

4페이지










ADV7172 전자부품, 판매, 대치품
ADV7172/ADV7173
3.3 V TIMING SPECIFICATIONS (VAA = 3.0 V–3.6 V1, VREF = 1.235 V, RSET1,2 = 600 . All specifications TMIN to TMAX2 unless
otherwise noted.)
Parameter
MPU PORT3, 4
SCLOCK Frequency
SCLOCK High Pulsewidth, t1
SCLOCK Low Pulsewidth, t2
Hold Time (Start Condition), t3
Setup Time (Start Condition), t4
Data Setup Time, t5
SDATA, SCLOCK Rise Time, t6
SDATA, SCLOCK Fall Time, t7
Setup Time (Stop Condition), t8
ANALOG OUTPUTS3, 5
Analog Output Delay
DAC Analog Output Skew
Conditions
After this period the 1st clock is generated
relevant for repeated Start Condition.
Min Typ Max Unit
0 400 kHz
0.6 µs
1.3 µs
0.6 µs
0.6 µs
100 ns
300 ns
300 ns
0.6 µs
7 ns
0 ns
CLOCK CONTROL AND
PIXEL PORT4, 5, 6
fCLOCK
Clock High Time, t9
Clock Low Time, t10
Data Setup Time, t11
Data Hold Time, t12
Control Setup Time, t11
Control Hold Time, t12
Digital Output Access Time, t13
Digital Output Hold Time, t14
Pipeline Delay, t15
TELETEXT PORT3, 4, 7
Digital Output Access Time, t16
Data Setup Time, t17
Data Hold Time, t18
RESET CONTROL3, 4
RESET Low Time
27
8
8
4.0
5
5
3
20
12
37
23
2
6
3
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Clock Cycles
ns
ns
ns
ns
NOTES
1The max/min specifications are guaranteed over this range. The max/min values are typical over 3.0 V to 3.6 V.
2Temperature range TMIN to TMAX: 0°C to 70°C.
3TTL input values are 0 to 3 volts, with input rise/fall times 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and
outputs. Analog output load 10 pF.
4Guaranteed by characterization.
5Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition.
6Pixel Port consists of the following:
Pixel Inputs:
Pixel Controls:
P7–P0
HSYNC, FIELD/VSYNC, BLANK, VSO, CSO_HSO, CLAMP
Clock Input:
CLOCK
7Teletext Port consists of the following:
Teletext Output:
TTXREQ
Teletext Input:
TTX
Specifications subject to change without notice.
REV. B
–7–

7페이지


구       성 총 30 페이지수
다운로드[ ADV7172.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
ADV7170

Digital PAL/NTSC Video Encoder

Analog Devices
Analog Devices
ADV7171

Digital PAL/NTSC Video Encoder

Analog Devices
Analog Devices

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵