Datasheet.kr   

AD6635 데이터시트 PDF




Analog Devices에서 제조한 전자 부품 AD6635은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 AD6635 자료 제공

부품번호 AD6635 기능
기능 4-Channel/ 80 MSPS WCDMA Receive Signal Processor (RSP)
제조업체 Analog Devices
로고 Analog Devices 로고


AD6635 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 30 페이지수

미리보기를 사용할 수 없습니다

AD6635 데이터시트, 핀배열, 회로
4-Channel, 80 MSPS WCDMA
Receive Signal Processor (RSP)
AD6635
FEATURES
Four 80 MSPS Wideband Inputs (14 Linear Bits Plus 3 RSSI)
4 Real Input Ports/2 Complex Input Ports
Processes 4 Wideband Channels (UMTS or cdma2000
1x) or 8 GSM/EDGE, IS136 Channels
8 Independent Digital Receivers in a Single Package
Four 16-Bit Parallel Output Ports and Four 8-Bit Link Ports
4 Programmable Digital AGC Loops with 96 dB Range
Digital Resampling for Noninteger Decimation Rates
Programmable Decimating FIR Filters
4 Interpolating Half-Band Filters
Flexible Control for Multicarrier and Phased Array
Programmable Attenuator Control for Clip Prevention and
External Gain Ranging via Level Indicator
3.3 V I/O, 2.5 V CMOS Core
User Configurable Built-in Self Test (BIST) Capability
APPLICATIONS
Multicarrier, Multimode Digital Receivers
GSM, IS136, EDGE, PHS, IS95, UMTS, cdma2000
Micro and Pico Cell Systems, Software Radios
Wireless Local Loop
Smart Antenna Systems
In-Building Wireless Telephony
INA[13:0]
EXPA[2:0]
IENA
LIA-A
LIA-B
INB[13:0]
EXPB[2:0]
IENB
LIB-A
LIB-B
I
N
P
U
T
M
A
T
R
I
X
INC[13:0]
EXPC[2:0]
IENC
LIB-A
LIB-B
IND[13:0]
EXPD[2:0]
IEND
LID-A
LID-B
SYNCA
SYNCB
SYNCC
SYNCD
I
N
P
U
T
M
A
T
R
I
X
EXTERNAL
SYNC.
CIRCUIT
FUNCTIONAL BLOCK DIAGRAM
NCO
NCO
NCO
rCIC2
RESAMPLER
CIC5
rCIC2
RESAMPLER
CIC5
rCIC2
RESAMPLER
CIC5
rCIC2
RESAMPLER
CIC5
NCO
NCO
NCO
NCO
rCIC2
RESAMPLER
CIC5
rCIC2
RESAMPLER
CIC5
rCIC2
RESAMPLER
CIC5
rCIC2
RESAMPLER
CIC5
NCO
CLK
RSP
CLK
RAM
COEFFICIENT
FILTER
CHANNEL 0
RAM
COEFFICIENT
FILTER
CHANNEL 1
RAM
COEFFICIENT
FILTER
CHANNEL 2
RAM
COEFFICIENT
FILTER
CHANNEL 3
RAM
COEFFICIENT
FILTER
CHANNEL 4
RAM
COEFFICIENT
FILTER
CHANNEL 5
RAM
COEFFICIENT
FILTER
CHANNEL 6
RAM
COEFFICIENT
FILTER
CHANNEL 7
BUILT-IN (BIST)
SELF-TEST CIRCUITRY
TO A AND B
OUTPUT
PORTS
RCF OUTPUTS
CHANNELS 0, 1, 2,3
TO A AND B
OUTPUT
PORTS
CH A INTERPOLATING
HALF-BAND FILTER,
INTERLEAVING & AGC
TO A AND B
OUTPUT
PORTS
CH B INTERPOLATING
HALF-BAND FILTER,
INTERLEAVING & AGC
TO A AND B
OUTPUT
PORTS
RCF OUTPUTS
CHANNELS 0, 1, 2,3
PORT A
LINK PORT
OR
PARALLEL
PORT
CH A AND B
OUTPUT MUX
CIRCUITRY
PORT B
LINK PORT
OR
PARALLEL
PORT
TO C AND D
OUTPUT
PORTS
RCF OUTPUTS
CHANNELS 4, 5, 6,7
TO C AND D
OUTPUT
PORTS
CH C INTERPOLATING
HALF-BAND FILTER,
INTERLEAVING & AGC
TO C AND D
OUTPUT
PORTS
CH D INTERPOLATING
HALF-BAND FILTER,
INTERLEAVING & AGC
TO C AND D
OUTPUT
PORTS
RCF OUTPUTS
CHANNELS 4, 5, 6,7
MICROPORT OR SERIAL
PORT CONTROL
PORT C
8-BIT DSP
LINK PORT
OR
16-BIT
PARALLEL
OUTPUT
CH C AND D
OUTPUT MUX
CIRCUITRY
PORT D
8-BIT DSP
LINK PORT
OR
16-BIT
PARALLEL
OUTPUT
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.




AD6635 pdf, 반도체, 판매, 대치품
AD6635
TABLE OF CONTENTS
0x08: Port A Control Register . . . . . . . . . . . . . . . . . . . . . 50
0x09: Port B Control Register . . . . . . . . . . . . . . . . . . . . . 50
0x0A AGC A Control Register . . . . . . . . . . . . . . . . . . . . . 50
0x0B AGC A Hold off Counter . . . . . . . . . . . . . . . . . . . . 50
0x0C AGC A Desired Level . . . . . . . . . . . . . . . . . . . . . . . 50
0x0D AGC A Signal Gain . . . . . . . . . . . . . . . . . . . . . . . . 51
0x0E AGC A Loop Gain . . . . . . . . . . . . . . . . . . . . . . . . . 51
0x0F AGC A Pole Location . . . . . . . . . . . . . . . . . . . . . . . 51
0x10 AGC A Average Samples . . . . . . . . . . . . . . . . . . . . . 51
0x11 AGC A Update Decimation . . . . . . . . . . . . . . . . . . 51
0x12 AGC B Control Register . . . . . . . . . . . . . . . . . . . . . 51
0x13 AGC B Hold off Counter . . . . . . . . . . . . . . . . . . . . 51
0x14 AGC B Desired Level . . . . . . . . . . . . . . . . . . . . . . . 51
0x15 AGC B Signal Gain . . . . . . . . . . . . . . . . . . . . . . . . . 51
0x16 AGC B Loop Gain . . . . . . . . . . . . . . . . . . . . . . . . . 51
0x17 AGC B Pole Location . . . . . . . . . . . . . . . . . . . . . . . 52
0x18 AGC B Average Samples . . . . . . . . . . . . . . . . . . . . . 52
0x19 AGC B Update Decimation . . . . . . . . . . . . . . . . . . 52
0x1A Parallel Port Control A . . . . . . . . . . . . . . . . . . . . . . 52
0x1B Link Port Control A . . . . . . . . . . . . . . . . . . . . . . . . 52
0x1C Parallel Port Control B . . . . . . . . . . . . . . . . . . . . . . 52
0x1D Link Port Control B . . . . . . . . . . . . . . . . . . . . . . . . 53
0x1E Port Clock Control . . . . . . . . . . . . . . . . . . . . . . . . . 53
MICROPORT CONTROL . . . . . . . . . . . . . . . . . . . . . . . . 53
External Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Access Control Register (ACR) . . . . . . . . . . . . . . . . . . . . 54
Channel Address Register (CAR) . . . . . . . . . . . . . . . . . . . 54
SOFT_SYNC Control Register . . . . . . . . . . . . . . . . . . . . 55
PIN_SYNC Control Register . . . . . . . . . . . . . . . . . . . . . . 55
SLEEP Control Register . . . . . . . . . . . . . . . . . . . . . . . . . 55
Data Address Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Write Sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Read Sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Read/Write Chaining . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Intel Nonmultiplexed Mode (INM) . . . . . . . . . . . . . . . . . 56
Motorola Nonmultiplexed Mode (MNM) . . . . . . . . . . . . 56
SERIAL PORT CONTROL . . . . . . . . . . . . . . . . . . . . . . . . 56
Serial Port Timing Specifications . . . . . . . . . . . . . . . . . . . 56
SDI0, SDI4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
SCLK0, SCLK4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
INTERNAL WRITE ACCESS . . . . . . . . . . . . . . . . . . . . . . 58
Write Pseudocode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
INTERNAL READ ACCESS . . . . . . . . . . . . . . . . . . . . . . . 58
Read Pseudocode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . 59
–4– REV. 0

4페이지










AD6635 전자부품, 판매, 대치품
SPECIFICATIONS
RECOMMENDED OPERATING CONDITIONS
Parameter
VDD
VDDIO
TAMBIENT
Temp
ELECTRICAL CHARACTERISTICS
Parameter (Conditions)
LOGIC INPUTS (5 V TOLERANT)
Logic Compatibility
Logic 1 Voltage
Logic 0 Voltage
Logic 1 Current
Logic 0 Current
Logic 1 Current (inputs with pull-down)
Logic 0 Current (inputs with pull-up)
Input Capacitance
LOGIC OUTPUTS
Logic Compatibility
Logic 1 Voltage (IOH = 0.25 mA)
Logic 0 Voltage (IOL = 0.25 mA)
IDD SUPPLY CURRENT
CLK = 80 MHz, (VDD = 2.75 V, VDDIO = 3.6 V)
IVDD
IVDDIO
CLK = GSM Example (65 MSPS, VDD = 2.5 V,
VDDIO = 3.3 V, 4 Channels)
IVDD
IVDDIO
CLK = WCDMA Example (76.8 MSPS,
VDD = 2.5V, VDDIO = 3.3 V, 2 Channels)
IVDD
IVDDIO
POWER DISSIPATION
CLK = 80 MHz
CLK = 65 MHz GSM/EDGE Example
CLK = 76.8 MHz WCDMA Example
CLK = 78.64 MHz cdma2000 Example
All Channels in Sleep Mode
Specifications subject to change without notice.
Temp
Full
Full
Full
Full
Full
Full
Full
25C
Full
Full
Full
Full
25C
25C
Full
Full
Test
Level
IV
IV
IV
Test
Level
IV
IV
IV
IV
IV
IV
IV
V
IV
IV
IV
IV
V
V
IV
V
V
V
IV
AD6635
AD6635BB
Min Typ Max
2.25 2.5
2.75
3.0 3.3 3.6
–40 +25 +85
Unit
V
V
C
AD6635BB
Min Typ
Max Unit
3.3 V CMOS
2.0 5.0 V
–0.3 +0.8 V
1 10 A
1 10 A
4 pF
2.4 VDD – 0.2
V
0.2 0.4 V
880 mA
150 mA
485 mA
60 mA
830 mA
120 mA
2.8 W
1.4 mW
2.5 W
2.3 W
570 W
REV. 0
–7–

7페이지


구       성 총 30 페이지수
다운로드[ AD6635.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
AD6630

Differential/ Low Noise IF Gain Block with Output Clamping

Analog Devices
Analog Devices
AD6633

Multichannel Digital Upconverter

Analog Devices
Analog Devices

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵