CS8900A Datasheet PDF - Cirrus Logic
| Part Number | CS8900A | |
| Description | Crystal LAN ISA Ethernet Controller | |
| Manufacturers | Cirrus Logic | |
| Logo |  |
|
|
There is a preview and CS8900A download ( pdf file ) link at the bottom of this page. Total 70 Pages | ||
Preview 1 page No Preview Available !
CS8900A
Product Data Sheet
FEATURES
s Single-Chip IEEE 802.3 Ethernet Controller with
Direct ISA-Bus Interface
s Maximum Current Consumption = 55 mA (5V Supply)
s 3 V Operation
s Industrial Temperature Range
s Comprehensive Suite of Software Drivers Available
s Efficient PacketPage™ Architecture Operates in
I/O and Memory Space, and as DMA Slave
s Full Duplex Operation
s On-Chip RAM Buffers Transmit and Receive Frames
s 10BASE-T Port with Analog Filters, Provides:
— Automatic Polarity Detection and Correction
s AUI Port for 10BASE2, 10BASE5 and 10BASE-F
s Programmable Transmit Features:
— Automatic Re-transmission on Collision
— Automatic Padding and CRC Generation
s Programmable Receive Features:
— Stream Transfer™ for Reduced CPU Overhead
— Auto-Switch Between DMA and On-Chip Memory
— Early Interrupts for Frame Pre-Processing
— Automatic Rejection of Erroneous Packets
s EEPROM Support for Jumperless Configuration
s Boot PROM Support for Diskless Systems
s Boundary Scan and Loopback Test
s LED Drivers for Link Status and LAN Activity
s Standby and Suspend Sleep Modes
&U\VWDO /$1™ ISA Ethernet
Controller
DESCRIPTION
The CS8900A is a low-cost Ethernet LAN Controller op-
timized for Industry Standard Architecture (ISA)
Personal Computers. Its highly-integrated design elimi-
nates the need for costly external components required
by other Ethernet controllers. The CS8900A includes
on-chip RAM, 10BASE-T transmit and receive filters,
and a direct ISA-Bus interface with 24 mA Drivers.
In addition to high integration, the CS8900A offers a
broad range of performance features and configuration-
options. Its unique PacketPage architecture
automatically adapts to changing network traffic pat-
terns and available system resources. The result is
increased system efficiency.
The CS8900A is available in a 100-pin TQFP package-
ideally suited for small form-factor, cost-sensitive
Ethernet applications. With the CS8900A, system engi-
neers can design a complete Ethernet circuit that
occupies less than 1.5 square inches (10 sq. cm) of
board space.
ORDERING INFORMATION
CS8900A-CQ 0° to 70° C 5V TQFP-100
CS8900A-IQ -40° to 85° C 5V TQFP-100
CS8900A-CQ3 0° to 70° C 3.3V TQFP-100
CS8900A-IQ3 -40° to 85° C 3.3V TQFP-100
CRD8900A-1
Evaluation Kit
EEPROM
20 MHz
XTAL
CS8900A ISA Ethernet Controller
EEPROM
Control
RAM
LED
Control
Clock
10BASE-T
RX Filters &
Receiver
I ISA
S Bus
A Logic
Encoder/
Decoder
&
PLL
10BASE-T
TX Filters &
Transmitter
AUI
Transmitter
Memory
Manager
802.3
MAC
Engine
Boundary
Scan
Test Logic
Power
Manager
AUI
Collision
AUI
Receiver
RJ-45 10BASE-T
Attachment
Unit
Interface
(AUI)
CIRRUS LOGIC PRODUCT DATA SHEET
DS271PP3
Copyright © Cirrus Logic, Inc. 1999
(All Rights Reserved)
MAR ‘99
|
| |
 
CS8900A
Crystal LAN™ ISA Ethernet Controller
4.4.8 Register 5: Receiver Control ................................................................................................... 55
4.4.9 Register 7: Transmit Configuration .......................................................................................... 56
4.4.10 Register 8: Transmitter Event ................................................................................................ 57
4.4.11 Register 9: Transmit Command Status ................................................................................. 58
4.4.12 Register B: Buffer Configuration ............................................................................................ 59
4.4.13 Register C: Buffer Event ........................................................................................................ 60
4.4.14 Register 10: Receiver Miss Counter ...................................................................................... 61
4.4.15 Register 10: Transmit Collision Counter ................................................................................ 62
4.4.16 Register 13: Line Control ....................................................................................................... 63
4.4.17 Register 14: Line Status ........................................................................................................ 64
4.4.18 Register 15: Self Control ....................................................................................................... 65
4.4.19 Register 16: Self Status ......................................................................................................... 66
4.4.20 Register 17: Bus Control ....................................................................................................... 67
4.4.21 Register 18: Bus Status ......................................................................................................... 68
4.4.22 Register 19: Test Control ....................................................................................................... 69
4.4.23 Register 1C: AUI Time Domain Reflectometer ...................................................................... 70
4.5 Initiate Transmit Registers .................................................................................................................. 71
4.5.1 Transmit Command Request - TxCMD .................................................................................... 71
4.5.2 Transmit Length ........................................................................................................................ 71
4.6 Address Filter Registers...................................................................................................................... 72
4.6.1 Logical Address Filter (hash table) ........................................................................................... 72
4.6.2 Individual Address (IEEE address) ........................................................................................... 72
4.7 Receive and Transmit Frame Locations ............................................................................................. 73
4.7.1 Receive PacketPage Locations ................................................................................................. 73
4.7.2 Transmit Locations .................................................................................................................... 73
4.8 Eight and Sixteen Bit Transfers........................................................................................................... 73
4.8.1 Transferring Odd-Byte-Aligned Data ......................................................................................... 74
4.8.2 Random Access to CS8900A Memory ...................................................................................... 74
4.9 Memory Mode Operation .................................................................................................................... 74
4.9.1 Accesses in Memory Mode ....................................................................................................... 74
4.9.2 Configuring the CS8900A for Memory Mode............................................................................. 74
4.9.3 Basic Memory Mode Transmit ................................................................................................... 75
4.9.4 Basic Memory Mode Receive .................................................................................................... 75
4.9.5 Polling the CS8900A in Memory Mode...................................................................................... 76
4.10 I/O Space Operation ......................................................................................................................... 76
4.10.1 Receive/Transmit Data Ports 0 and 1...................................................................................... 76
4.10.2 TxCMD Port............................................................................................................................. 76
4.10.3 TxLength Port .......................................................................................................................... 76
4.10.4 Interrupt Status Queue Port..................................................................................................... 76
4.10.5 PacketPage Pointer Port ......................................................................................................... 76
4.10.6 PacketPage Data Ports 0 and 1 .............................................................................................. 77
4.10.7 I/O Mode Operation ................................................................................................................. 77
4.10.8 Basic I/O Mode Transmit ......................................................................................................... 77
4.10.9 Basic I/O Mode Receive .......................................................................................................... 77
4.10.10 Accessing Internal Registers ................................................................................................. 78
4.10.11 Polling the CS8900A in I/O Mode.......................................................................................... 78
5.0 OPERATION ............................................................................................................................................. 79
5.1 Managing Interrupts and Servicing the Interrupt Status Queue .......................................................... 79
5.2 Basic Receive Operation..................................................................................................................... 79
5.2.0.1 Overview .......................................................................................................................... 79
5.2.1 Terminology: Packet, Frame, and Transfer ............................................................................... 81
5.2.1.1 Packet .............................................................................................................................. 81
5.2.1.2 Frame............................................................................................................................... 81
DS271PP3
CIRRUS LOGIC PRODUCT DATA SHEET
5
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for CS8900A electronic component. |
| Information | Total 70 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ CS8900A.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| CS8900 | The function is Ethernet Controller Technical Reference Manual. Crystal Semiconductor |  |
| CS8900-CQ3 | The function is Crystal LAN ISA Ethernet Controller. Cirrus Logic | |
| CS8900A | The function is Crystal LAN ISA Ethernet Controller. Cirrus Logic | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
CS89
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||