Datasheet.kr   

ADC08004-1CN 데이터시트 PDF




NXP Semiconductors에서 제조한 전자 부품 ADC08004-1CN은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 ADC08004-1CN 자료 제공

부품번호 ADC08004-1CN 기능
기능 CMOS 8-bit A/D converters
제조업체 NXP Semiconductors
로고 NXP Semiconductors 로고


ADC08004-1CN 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 18 페이지수

미리보기를 사용할 수 없습니다

ADC08004-1CN 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
ADC0803/0804
CMOS 8-bit A/D converters
Product data
Supersedes data of 2001 Aug 03
2002 Oct 17
Philips
Semiconductors




ADC08004-1CN pdf, 반도체, 판매, 대치품
Philips Semiconductors
CMOS 8-bit A/D converters
Product data
ADC0803/0804
DC ELECTRICAL CHARACTERISTICS
VCC = 5.0 V, fCLK = 1 MHz, Tmin Tamb Tmax, unless otherwise specified.
SYMBOL
PARAMETER
TEST CONDITIONS
Min
ADC0803 relative accuracy error (adjusted)
Full-Scale adjusted
ADC0804 relative accuracy error (unadjusted)
RIN VREF/2 input resistance3
Analog input voltage range3
VREF/2 = 2.500 VDC
VCC = 0 V2
400
–0.05
DC common-mode error
Power supply sensitivity
Control inputs
Over analog input voltage range
VCC = 5V ±10%1
VIH Logical “1” input voltage
VIL Logical “0” input voltage
IIH Logical “1” input current
IIL Logical “0” input current
Clock in and clock R
VCC = 5.25 VDC
VCC = 4.75 VDC
VIN = 5 VDC
VIN = 0 VDC
2.0
–1
VT+ Clock in positive-going threshold voltage
VT– Clock in negative-going threshold voltage
VH Clock in hysteresis (VT+)–(VT–)
VOL Logical “0” clock R output voltage
VOH Logical “1” clock R output voltage
Data output and INTR
IOL = 360 µA, VCC = 4.75 VDC
IOH = –360 µA, VCC = 4.75 VDC
2.7
1.5
0.6
2.4
VOL Logical “0” output voltage
Data outputs
IOL = 1.6 mA, VCC = 4.75 VDC
INTR outputs
IOL = 1.0 mA, VCC = 4.75 VDC
VOH Logical “1” output voltage
IOH = –360 µA, VCC = 4.75 VDC
IOH = –10 µA, VCC = 4.75 VDC
2.4
4.5
IOZL 3-State output leakage
VOUT = 0 VDC, CS = logical “1”
–3
IOZH
3-State output leakage
VOUT = 5 VDC, CS = logical “1”
ISC +Output short-circuit current
VOUT = 0 V, Tamb = 25 °C
4.5
ISC –Output short-circuit current
VOUT = VCC, Tamb = 25 °C
9.0
ICC Power supply current
fCLK = 1 MHz, VREF/2 = OPEN,
CS = Logical “1”, Tamb = 25 °C
NOTES:
1. Analog inputs must remain within the range: –0.05 VIN VCC + 0.05 V.
2. See typical performance characteristics for input resistance at VCC = 5 V.
3. VREF/2 and VIN must be applied after the VCC has been turned on to prevent the possibility of latching.
LIMITS
Typ Max
0.50
1
680
1/16
VCC+0.05
1/8
1/16
UNIT
LSB
LSB
V
LSB
LSB
0.005
–0.005
3.1
1.8
1.3
15 VDC
0.8 VDC
1 µADC
µADC
3.5 VDC
2.1 VDC
2.0 VDC
0.4 VDC
VDC
0.4 VDC
0.4 VDC
VDC
µADC
3 µADC
12 mADC
30 mADC
3.0 3.5 mA
2002 Oct 17
4

4페이지










ADC08004-1CN 전자부품, 판매, 대치품
Philips Semiconductors
CMOS 8-bit A/D converters
Product data
ADC0803/0804
Full Scale Adjustment
Full scale gain is adjusted by applying any desired offset voltage to
VIN(–), then applying the VIN(+) a voltage that is 1-1/2 LSB less than
the desired analog full-scale voltage range and then adjusting the
magnitude of VREF/2 input voltage (or the VCC supply if there is no
VREF/2 input connection) for a digital output code which just
changes from 1111 1110 to 1111 1111. The ideal VIN(+) voltage for
this full-scale adjustment is given by:
VIN())
+
VIN(*) * 1.5
x
VMAX * VMIN
255
where:
VMAX = high end of analog input range (ground referenced)
VMIN = low end (zero offset) of analog input (ground referenced)
CLOCKING OPTION
The clock signal for these A/Ds can be derived from external
sources, such as a system clock, or self-clocking can be
accomplished by adding an external resistor and capacitor, as
shown in Figure 11.
Heavy capacitive or DC loading of the CLK R pin should be avoided
as this will disturb normal converter operation. Loads less than 50pF
are allowed. This permits driving up to seven A/D converter CLK IN
pins of this family from a single CLK R pin of one converter. For
larger loading of the clock line, a CMOS or low power TTL buffer or
PNP input logic should be used to minimize the loading on the CLK
R pin.
Restart During a Conversion
A conversion in process can be halted and a new conversion began
by bringing the CS and WR inputs low and allowing at least one of
them to go high again. The output data latch is not updated if the
conversion in progress is not completed; the data from the
previously completed conversion will remain in the output data
latches until a subsequent conversion is completed.
Continuous Conversion
To provide continuous conversion of input data, the CS and RD
inputs are grounded and INTR output is tied to the WR input. This
INTR/WR connection should be momentarily forced to a logic low
upon power-up to insure circuit operation. See Figure 10 for one
way to accomplish this.
DRIVING THE DATA BUS
This CMOS A/D converter, like MOS microprocessors and
memories, will require a bus driver when the total capacitance of the
data bus gets large. Other circuitry tied to the data bus will add to
the total capacitive loading, even in the high impedance mode.
There are alternatives in handling this problem. The capacitive
loading of the data bus slows down the response time, although DC
specifications are still met. For systems with a relatively low CPU
clock frequency, more time is available in which to establish proper
logic levels on the bus, allowing higher capacitive loads to be driven
(see Typical Performance Characteristics).
At higher CPU clock frequencies, time can be extended for I/O
reads (and/or writes) by inserting wait states (8880) or using
clock-extending circuits (6800, 8035).
Finally, if time is critical and capacitive loading is high, external bus
drivers must be used. These can be 3-State buffers (low power
Schottky is recommended, such as the N74LS240 series) or special
higher current drive products designed as bus drivers. High current
bipolar bus drivers with PNP inputs are recommended as the PNP
input offers low loading of the A/D output, allowing better response
time.
POWER SUPPLIES
Noise spikes on the VCC line can cause conversion errors as the
internal comparator will respond to them. A low inductance filter
capacitor should be used close to the converter VCC pin and values
of 1 µF or greater are recommended. A separate 5 V regulator for
the converter (and other 5 V linear circuitry) will greatly reduce
digital noise on the VCC supply and the attendant problems.
WIRING AND LAYOUT PRECAUTIONS
Digital wire-wrap sockets and connections are not satisfactory for
breadboarding this (or any) A/D converter. Sockets on PC boards
can be used. All logic signal wires and leads should be grouped or
kept as far as possible from the analog signal leads. Single wire
analog input leads may pick up undesired hum and noise, requiring
the use of shielded leads to the analog inputs in many applications.
A single-point analog ground separate from the logic or digital
ground points should be used. The power supply bypass capacitor
and the self-clocking capacitor, if used, should be returned to digital
ground. Any VREF/2 bypass capacitor, analog input filter capacitors,
and any input shielding should be returned to the analog ground
point. Proper grounding will minimize zero-scale errors which are
present in every code. Zero-scale errors can usually be traced to
improper board layout and wiring.
2002 Oct 17
7

7페이지


구       성 총 18 페이지수
다운로드[ ADC08004-1CN.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
ADC08004-1CD

CMOS 8-bit A/D converters

NXP Semiconductors
NXP Semiconductors
ADC08004-1CN

CMOS 8-bit A/D converters

NXP Semiconductors
NXP Semiconductors

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵