HSP50215EVAL Datasheet PDF - Intersil Corporation
| Part Number | HSP50215EVAL | |
| Description | DSP Modulator Evaluation Board | |
| Manufacturers | Intersil Corporation | |
| Logo |  |
|
|
There is a preview and HSP50215EVAL download ( pdf file ) link at the bottom of this page. Total 30 Pages | ||
Preview 1 page No Preview Available !
User’s Manual
HSP50215EVAL
January 1999 File Number 4463.3
DSP Modulator Evaluation Board
Evaluation Kit
The HSP50215EVAL Kit provides the necessary tools to
evaluate the HSP50215 Digital Upconverter integrated
circuit and consists of a circuit board and a software
program. The kit is designed for evaluation of Digital
Quadrature Amplitude, FM, and Shaped FM modulation for
IF Communications Applications. The circuit board uses
baseband I and Q data patterns loaded through the 8-bit
parallel interface or the ISAbus interface. Data is output as
either a digital or analog modulated composite IF signal. Up
to four channels can be included in the composite IF output.
To facilitate the use of the board during evaluation, the kit
includes example files for configuration, shaping filters and
input stimulus.
Circuit Board
The Functional Block Diagram illustrates the major functions
of the circuit board. The circuit board is a ISAbus form factor
with 40 pin I/O header/connectors for cascade and output
signals. Baseband test patterns are loaded through the
ISAbus or 8-bit parallel interface. The external Cascade
Input allows expansion of the number of channels in the
composite signal. The board outputs data through both the
RF connector and the 40 pin header. Test connectors are
provided at key signal and control locations in the circuit.
Features
• Multi-Channel Composite IF Output with 1-4 Channels
• Digital or Analog Composite Output
• Baseband Pattern Stimulus Files with Lengths to 64Kbits
• Example Baseband Patterns for BPSK, QPSK, π/4QPSK,
16QAM, FM, GMSK and AWG Noise
• Baseband Patterns Loaded to RAM Via PC ISAbus or
Parallel Port, for Use as Modulator Baseband Data
• DOS Based Configuration/Status Software
Applications
• Evaluation Tool for the Performance of the Digital
UpConverter Configured as PSK, Quadrature Amplitude
(QAM), FM and Shaped FM (MSK) Modulators at Rates
from <1 KBPS to 1.5 MBPS
• Performance Evaluation Tool for Digital Upconversion
• Communications Test Equipment
Functional Block Diagram
40 PIN
CONNECTOR
16
(CASCADE
INPUT)
HSP50215
DIGITAL
16
UPCONVERTER
CHANNEL 4
HSP50215
DIGITAL
16
UPCONVERTER
CHANNEL 3
HSP50215
DIGITAL
UPCONVERTER
16
CHANNEL 2
VCC
FPGA
FPGA
FPGA
-12V
DATA
ADDRESS
RAM
RAM
RAM
INTERFACE BUS
(INPUT DATA PATH AND CONTROL/STATUS INTERFACE)
(OPTIONAL FINAL STAGE BASEBAND DATA INPUT PATH)
8 DATA
ADDRESS
WR
HSP50215
DIGITAL
UPCONVERTER
CHANNEL 1
40 PIN
CONNECTOR
16
14
FPGA
D/A
HI5741
RAM
8 DATA
ADDRESS
WR
VCC
-12V
ADDRESS DECODE
OSC
INTERNAL
CLOCKS
1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
|
| |
 
HSP50215EVAL
2. ___ If a FIR filter design software tool is desired, then
downloading SERINADE from the Intersil Corpora-
tion website into the target directory is recommend-
ed. The web site is found at www.intersil.com and
SERINADE is found under the Products column of
the home page. Select Digital Signal Processing
Products Listing menu item. Select the Develop-
ment Tools menu item. Select the SERINADE menu
item. Download of SERINADE can be done from this
location.
The software must be run from the new target directory
established on the C drive.
Verifying the Control Software and Board Installation
1. ___ On the PC, change the directory to the target direc-
tory where the control software has been installed.
2. ___ Start the program by typing: HSP50215 <Enter>.
3. ___ The MAIN MENU screen will appear. It will look like
Figure 3.
+------------------------------------+
| HSP50215 EVALUATION BOARD SOFTWARE |
+------------------------------------+
MAIN MENU
(0) Board Configuration
(1) Modulator Channel 1 Configuration
(2) Modulator Channel 2 Configuration
(3) Modulator Channel 3 Configuration
(4) Modulator Channel 4 Configuration
(5) Load Configuration File
(6) Save Configuration File
(7) Compute Registers
(8) Configure Board
(9) Test Menu
(10) Exit
ENTER SELECTION: =
(C) Intersil Corporation 1997 Version 1.0
FIGURE 3. MAIN MENU
4. ___ Select item (0) for board configuration and type <En-
ter>. The BOARD INTERFACE MENU will appear as
shown in Figure 4. Use the menu items to change the
default board configuration to match the evaluation
board interface, printer, FPGA addressing and oscil-
lator frequency that you desire. Verify that these set-
tings match the jumper configuration of your
evaluation board.
5. ___ When you have completed making your modifications,
select item (0) and type <Enter> to return to the MAIN
MENU.
6. ___ Select Main Menu item (9) and type <Enter> to enter
the Test Menu. The Test Menu is shown in Figure 5.
7. ___ Select Test Menu Item (6) and type <Enter> to enter
the Test Board submenu.
8. ___ A screen appears that indicates the RAM Address/Da-
ta Bus test results and the HSP50215 data bus test
results. If all the items have passed the test, the board
and software have been properly installed and you
are ready to begin evaluation testing. Skip to step 12.
If any test failed, proceed to step 9.
9. ___ If one of the tests shown on the screen for step 8 did
not pass, then the board jumper configuration should
be reviewed, as it is the most likely culprit.
+-------------------------------------+
| HSP50215 EVALUATION BOARD SOFTWARE |
+------------------------------------+
BOARD INTERFACE MENU
File Name ................ EXAMPLES\EX01QPSK
(1) Interface ...................... ISA
(2) ISA Base Address ............... 0x300
(3) Channel 1 FPGA Address ......... 0
(4) Channel 2 FPGA Address ......... 1
(5) Channel 3 FPGA Address ......... 2
(6) Channel 4 FPGA Address ......... 3
(7) Oscillator Freq ........... 50000000 Hz
(0) Main Menu
ENTER SELECTION:
(C) Intersil Corporation 1997 Version 1.0
FIGURE 4. BOARD INTERFACE SUBMENU
+------------------------------------+
| HSP50215 EVALUATION BOARD SOFTWARE |
+------------------------------------+
TEST MENU
File Name................... EXAMPLES\EX01QPSK
(1) Reset Board
(2) Write to Location While Reset
(3) Read from Location While Reset
(4) Write to Location While Running
(5) Read from Location While Running
(6) Test Board
(0) Main Menu
ENTER SELECTION:
(C) Intersil Corporation 1997 Version 1.0
FIGURE 5. TEST SUBMENU
10. ___ Next, the physical installation should be checked.
11. ___ If the board is properly installed, then a verify that no
ISAbus card addressing contention exists. Steps 9,
10, AND 11 are the leading causes of board test fail-
ure.
5
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for HSP50215EVAL electronic component. |
| Information | Total 30 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ HSP50215EVAL.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| HSP50215EVAL | The function is DSP Modulator Evaluation Board. Intersil Corporation | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
HSP5
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||