|
|
|
부품번호 | 100314 기능 |
|
|
기능 | Low Power Quint Differential Line Receiver | ||
제조업체 | National Semiconductor | ||
로고 | |||
전체 8 페이지수
August 1998
100314
Low Power Quint Differential Line Receiver
General Description
The 100314 is a monolithic quint differential line receiver with
emitter-follower outputs. An internal reference supply (VBB)
is available for single-ended reception. When used in
single-ended operation the apparent input threshold of the
true inputs is 25 mV to 30 mV higher (positive) than the
threshold of the complementary inputs. Unlike other F100K
ECL devices, the inputs do not have input pull-down resis-
tors.
Active current sources provide common-mode rejection of
1.0V in either the positive or negative direction. A defined
output state exists if both inverting and non-inverting inputs
are at the same potential between VEE and VCC. The defined
state is logic HIGH on the Oa–Oe outputs.
Features
n 35% power reduction of the 100114
n 2000V ESD protection
n Pin/function compatible with 100114
n Voltage compensated operating range = −4.2V to −5.7V
n Standard Microcircuit Drawing
(SMD) 5962-9162901
Logic Symbol
Pin Names
Da– De
Da– De
Oa– Oe
Oa– Oe
Description
Data Inputs
Inverting Data Inputs
Data Outputs
Complementary Data Outputs
DS100299-1
© 1998 National Semiconductor Corporation DS100299
www.national.com
AC Electrical Characteristics
VEE = −4.2V to −5.7V, VCC = VCCA = GND
Symbol
Parameter
TC =
−55˚C
TC =
+25˚C
TC =
+125˚C
Units
Conditions
Notes
Min Max Min Max Min Max
tPLH Propagation Delay
0.40 2.30 0.60 2.20 0.60 2.70 ns
(Notes 7, 8, 9)
tPHL Data to Output
Figures 1, 2
tTLH Transition Time
0.20 1.40 0.20 1.40 0.20 1.40 ns
(Note 10)
tTHL 20% to 80%, 80% to 20%
Note 7: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals −55˚C), then testing immediately
after power-up. This provides “cold start” specs which can be considered a worst case condition at cold temperatures.
Note 8: Screen tested 100% on each device at +25˚C temperature only, Subgroup A9.
Note 9: Sample tested (Method 5005, Table I) on each manufactured lot at +25˚C, Subgroup A9, and at +125˚C and −55˚C temperatures, Subgroups A10 and A11.
Note 10: Not tested at +25˚C, +125˚C and −55˚C temperature (design characterization data).
Test Circuit
Note: VCC, VCCA = +2V, VEE = −2.5V
L1 and L2 = equal length 50Ω impedance lines
RT = 50Ω terminator internal to scope
Decoupling 0.1 µF from GND to VCC and VEE
All unused outputs are loaded with 50Ω to GND
CL = Fixture and stray capacitance ≤ 3 pF
FIGURE 1. AC Test Circuit
DS100299-5
www.national.com
4
4페이지 Physical Dimensions inches (millimeters) unless otherwise noted
24-Lead Ceramic Dual-In-Line Package (0.400" Wide) (D)
NS Package Number J24E
24-Lead Quad Cerpak (F)
NS Package Number W24B
7
www.national.com
7페이지 | |||
구 성 | 총 8 페이지수 | ||
다운로드 | [ 100314.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
100310 | Low Skew 2:8 Differential Clock Driver | Fairchild Semiconductor |
100310QC | Low Skew 2:8 Differential Clock Driver | Fairchild Semiconductor |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |