Datasheet.kr   

M-986-2A1 데이터시트 PDF




Clare Inc.에서 제조한 전자 부품 M-986-2A1은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 M-986-2A1 자료 제공

부품번호 M-986-2A1 기능
기능 MF Transceiver
제조업체 Clare Inc.
로고 Clare  Inc. 로고


M-986-2A1 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 13 페이지수

미리보기를 사용할 수 없습니다

M-986-2A1 데이터시트, 핀배열, 회로
Features
Direct A-Law or µ-Law PCM digital input
2.048 Mb/s clocking
Operates with standard codecs for analog interfac-
ing
Microprocessor read/write interface
Binary or 2-of-6 data formats
Dual-channel
5 volt power
Applications
Test equipment
Trunk adapters
Paging terminals
Traffic recorders
PBXs
M-986-2A1
MF Transceiver
Description
The M-986-2A1 dual channel MF Transceiver con-
tains all the logic necessary to transmit and receive
(North American) CCITT Region 1 multifrequency
signals on one integrated circuit (IC).
Operating with a 20.48 MHz crystal, the M-986 is
capable of providing a direct digital interface to a m-
law or A-law encoded PCM digital input. Each channel
can be connected to an analog source using a coder-
decoder (codec) as shown in the Block Diagram
below.
The M-986 is configured and controlled through an
integral coprocessor port.
Ordering Information
Part #
M-986-2A1P
M-986-2A1PL
Description
40-pin plastic DIP
44-pin PLCC
Block Diagram
DS-M986-2A1
www.clare.com
1




M-986-2A1 pdf, 반도체, 판매, 대치품
M-986-2A1
(5) Data is driven onto D7-D0 by the M-986 until the
RD signal is driven high by the host processor.
Clock Characteristics and Timing
Internal Clock Option: The internal oscillator is enabled
by connecting a crystal across X1 and X2/CLKIN. The
frequency of CLKOUT is one-fourth the crystal funda-
mental frequency. The crystal should be 20.48 MHz,
fundamental mode, and parallel resonant, with an
effective series resistance of 30 ohms, a power dissi-
pation of 1 mW, and be specified at a load capacitance
of 20 pF.
External Clock Option: An external frequency source
can be used by injecting the frequency directly in
X2/CLKIN with X1 left unconnected. The external fre-
quency injected must conform to the specifications list-
ed in External Frequency Specifications table on page
6.
Flammability/Reliability Specifications
Reliability:
Flammability:
185 FITS failures/billion hours
Passes UL 94 V-0 tests
2 of 6 Coding Format
Byte Bit 7
Transmit tone command
1
Receive tone return
0
CHN: 1 = channel 2; 0 = channel 1
R1 MF Frequencies:
Bit name
Frequency (Hz)
F6 1700
F5 1500
F4 1300
Bit 6
CHN
CHN
Bit 5 Bit 4 Bit 3
F6 F5 F4
F6 F5 F4
Bit name
F3
F2
F1
Bit 2 Bit 1
F3F2 F1
F3F2 F1
Frequency (Hz)
1100
900
700
Bit 0
Binary Coding Format
Byte Bit 7
Transmit tone command
1
Receive tone return
0
CHN: 1 = channel 2; 0 = channel 1
R1 MF Frequencies:
ABCD Frequencies (Hz)
0000
0001
0010
0011
0100
0101
0110
0111
Tone off
700 & 900
700 & 1100
900 & 1100
700 & 1300
900 & 1300
1100 & 1300
700 & 1500
4
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1
CHN 0 0 A B C
CHN 0 0 A B C
Name
-
Digit 1
Digit 2
Digit 3
Digit 4
Digit 5
Digit 6
Digit 7
ABCD
1000
1001
1010
1011
1100
1101
1110
1111
www.clare.com
Frequencies (Hz)
900 & 1500
1100 & 1500
1300 & 1500
700 & 1700
900 & 1700
1100 & 1700
1300 & 1700
1500 & 1700
Bit 0
D
D
Name
Digit 8
Digit 9
Digit 0
ST3
ST1
KP
ST2
ST
Rev. 3

4페이지










M-986-2A1 전자부품, 판매, 대치품
Coprocessor Interface Timing
td(R-A)
td(W-A)
ta(RD)
th(RD)
tsu(WR)
th(WR)
tw(RDL)
tw(WRL)
twr(RBLE)
Parameter
RD low to TBLF high
WR low to RBLE high
RD low to data valid
Data hold time after RD high
Data setup time prior to WR high
Data hold time after WR high
RD low-pulse duration
WR low-pulse duration
RBLEto RBLE
Reset (RS) Timing
tdis(R)
td12
td13
tsu(R)
tw(R)
Parameter
Data bus disable time after RS
Delay time from RSto high-impedance SCLK
Delay time from RSto high-impedance DX1, DX0
Reset (RS) setup time prior to CLKOUT
RS pulse duration
M-986-2A1
Min
Nom
Max Unit
- - 75 ns
- - 75 ns
- - 80 ns
25 -
- ns
30 -
- ns
25 -
- ns
80 -
- ns
60 -
- ns
- - 1 ms
Test Conditions
RL = 825
CL = 100 pF
Min Max Unit
- 75 ns
- 200 ns
- 200 ns
50 - ns
245 - ns
CLKOUT Timing Parameters
tc(C)
tr(C)
tf(C)
td(MCC)
td 8
Parameter
CLKOUT cycle time
CLKOUT rise time
CLKOUT fall time
Delay time CLKINto CLKOUT
Delay time CLKOUT to data bus OUT valid
Test Conditions
RL = 825
CL = 100 pF
Min
195.27
-
-
25
-
Nom
195.31
10
8
-
-
Max
195.35
-
-
60
1/4tc(C)+75
Unit
ns
ns
ns
ns
ns
Transmitter Characteristics
Parameter
FOS Frequency offset
TW Twist
AS Signal amplitude
TS Time skew
Phi Power due to extraneous components
Test Conditions
From nominal
High/low
Per component
Between components
-
Min
-
-
-7.40
-
-
Typ
-
-
-7.00
-
-
Max
±1
±0.5
-6.60
0
-30
Unit
Hz
dB
dBm0
ms
dB
Rev. 3 www.clare.com
7

7페이지


구       성 총 13 페이지수
다운로드[ M-986-2A1.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
M-986-2A1

MF Transceiver

Clare  Inc.
Clare Inc.
M-986-2A1P

MF Transceiver

Clare  Inc.
Clare Inc.

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵