|
|
|
부품번호 | M24C32-WMN3T 기능 |
|
|
기능 | 64Kbit and 32Kbit Serial IC Bus EEPROM | ||
제조업체 | STMicroelectronics | ||
로고 | |||
전체 26 페이지수
M24C64
M24C32
64Kbit and 32Kbit Serial I²C Bus EEPROM
FEATURES SUMMARY
■ Two-Wire I2C Serial Interface
Supports 400kHz Protocol
■ Single Supply Voltage:
– 4.5 to 5.5V for M24Cxx
– 2.5 to 5.5V for M24Cxx-W
– 1.8 to 5.5V for M24Cxx-R
■ Write Control Input
■ BYTE and PAGE WRITE (up to 32 Bytes)
■ RANDOM and SEQUENTIAL READ Modes
■ Self-Timed Programming Cycle
■ Automatic Address Incrementing
■ Enhanced ESD/Latch-Up Protection
■ More than 1 Million Erase/Write Cycles
■ More than 40-Year Data Retention
Table 1. Product List
Reference
Part Number
M24C64
M24C64
M24C64-W
M24C64-R
M24C32
M24C32
M24C32-W
M24C32-R
Figure 1. Packages
8
1
PDIP8 (BN)
8
1
SO8 (MN)
150 mil width
TSSOP8 (DW)
169 mil width
UFDFPN8 (MB)
2x3mm² (MLP)
January 2005
1/26
M24C64, M24C32
SUMMARY DESCRIPTION
These I2C-compatible electrically erasable pro-
grammable memory (EEPROM) devices are orga-
nized as 8192 x 8 bits (M24C64) and 4096 x 8 bits
(M24C32).
Figure 2. Logic Diagram
VCC
3
E0-E2
SCL
WC
M24C64
M24C32
SDA
VSS
AI01844B
I2C uses a two-wire serial interface, comprising a
bi-directional data line and a clock line. The devic-
es carry a built-in 4-bit Device Type Identifier code
(1010) in accordance with the I2C bus definition.
The device behaves as a slave in the I2C protocol,
with all memory operations synchronized by the
serial clock. Read and Write operations are initiat-
ed by a Start condition, generated by the bus mas-
ter. The Start condition is followed by a Device
Select Code and Read/Write bit (RW) (as de-
scribed in Table 3.), terminated by an acknowl-
edge bit.
When writing data to the memory, the device in-
serts an acknowledge bit during the 9th bit time,
following the bus master’s 8-bit transmission.
When data is read by the bus master, the bus
master acknowledges the receipt of the data byte
in the same way. Data transfers are terminated by
a Stop condition after an Ack for Write, and after a
NoAck for Read.
Table 2. Signal Names
E0, E1, E2
Chip Enable
SDA
Serial Data
SCL Serial Clock
WC Write Control
VCC
Supply Voltage
VSS
Ground
Power On Reset: VCC Lock-Out Write Protect
In order to prevent data corruption and inadvertent
Write operations during Power-up, a Power On
Reset (POR) circuit is included. At Power-up, the
internal reset is held active until VCC has reached
the Power On Reset (POR) threshold voltage, and
all operations are disabled – the device will not re-
spond to any command. In the same way, when
VCC drops from the operating voltage, below the
Power On Reset (POR) threshold voltage, all op-
erations are disabled and the device will not re-
spond to any command.
A stable and valid VCC (as defined in Table 9. and
Table 10.) must be applied before applying any
logic signal.
Figure 3. DIP, SO, TSSOP and UFDFPN
Connections
M24C64
M24C32
E0 1
E1 2
8 VCC
7 WC
E2 3
6 SCL
VSS 4
5 SDA
AI01845C
Note: See PACKAGE MECHANICAL section for package dimen-
sions, and how to identify pin-1.
4/26
4페이지 MEMORY ORGANIZATION
The memory is organized as shown in Figure 6..
Figure 6. Block Diagram
WC
E0
E1
E2
SCL
SDA
Control Logic
I/O Shift Register
High Voltage
Generator
Address Register
and Counter
Data
Register
M24C64, M24C32
1 Page
X Decoder
AI06899
7/26
7페이지 | |||
구 성 | 총 26 페이지수 | ||
다운로드 | [ M24C32-WMN3T.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
M24C32-WMN3 | 64Kbit and 32Kbit Serial IC Bus EEPROM | STMicroelectronics |
M24C32-WMN3P | 64Kbit and 32Kbit Serial IC Bus EEPROM | STMicroelectronics |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |