|
|
PDF 4N46300 Data sheet ( Hoja de datos )
| Número de pieza | 4N46300 | |
| Descripción | High Gain Darlington Output Optocouplers | |
| Fabricantes | Agilent(Hewlett-Packard) | |
| Logotipo | .gif "Agilent(Hewlett-Packard)"){kind=logo} |
|
Hay una vista previa y un enlace de descarga de 4N46300 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
High Gain Darlington Output
Optocouplers
Technical Data
4N45
4N46
Features
• High Current Transfer
Ratio–1500% Typical
• Low Input Current
Requirement–0.5 mA
• Performance Guaranteed
over 0°C to 70°C
Temperature Range
• Internal Base-Emitter
Resistor Minimizes Output
Leakage
• Gain-Bandwidth Adjustment
Pin
• Safety Approval
UL Recognized -2500 V rms for
1 Minute
CSA Approved
Applications
• Telephone Ring Detector
• Digital Logic Ground
Isolation
• Low Input Current Line
Receiver
• Line Voltage Status
Indicator–Low Input Power
Dissipation
• Logic to Reed Relay Interface
• Level Shifting
• Interface Between Logic
Families
Description
The 4N45/46 optocouplers
contain a GaAsP light emitting
diode optically coupled to a high
gain photodetector IC.
The excellent performance over
temperature results from the
inclusion of an integrated emitter-
base bypass resistor which shunts
photodiode and first stage
leakage currents as well as
bleeding off excess base drive to
ground. External access to the
second stage base provides the
capability for better noise
rejection than a conventional
photodarlington detector. An
external resistor or capacitor at
the base can be added to make a
gain-bandwidth or input current
threshold adjustment. The base
lead can also be used for
feedback.
Functional Diagram
ANODE 1
CATHODE 2
6 VB
5 VO
The high current transfer ratio at
very low input currents permits
circuit designs in which adequate
margin can be allowed for the
effects of optical coupling
variations.
The 4N46 has a 350% minimum
CTR at an input current of only
0.5 mA making it ideal for use in
low input current applications
such as MOS, CMOS and low
power logic interfacing. Compat-
ibility with high voltage CMOS
logic systems is assured by the
20 V minimum breakdown
voltage of the output transistor
and by the guaranteed maximum
output leakage (IOH) at 18 V.
The 4N45 has a 250% minimum
CTR at 1.0 mA input current and
a 7 V minimum breakdown
voltage rating.
Selection for lower input current
down to 250 µA is available upon
request.
TRUTH TABLE
(POSITIVE LOGIC)
LED OUTPUT
ON L
OFF
H
3
4 GND
*JEDEC Registered Data
**JEDEC Registered up to 70°C.
CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to
prevent damage and/or degradation which may be induced by ESD.
1-434
5965-3576E
1 page  
Package Characteristics
For 0°C ≤ TA ≤ 70°C, unless otherwise specified. All typicals at TA = 25°C.
Parameter
Symbol Min. Typ. Max. Units Test Conditions
Input-Output Momentary
Withstand Voltage*
VISO 2500
Resistance, Input-Output
RI-O
1012
Capacitance, Input-Output CI-O
0.6
V rms
Ω
pF
RH ≤ 50%, t = 1 min,
TA = 25°C
VI-O = 500 Vdc
f = 1 MHz
Fig. Notes
7, 10
7
7
*The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output
continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Characteristics Table (if applicable),
your equipment level safety specification, or HP Application Note 1074, “Optocoupler Input-Output Endurance Voltage.”
Notes:
1. Derate linearly above 50°C free-air
temperature at a rate of 0.4 mA/°C.
2. Derate linearly above 50°C free-air
temperature at a rate of 0.7 mW/°C.
3. Derate linearly above 25°C free-air
temperature at a rate of 0.8 mA/°C.
4. Derate linearly above 25°C free-air
temperature at a rate of 1.5 mW/°C.
5. DC CURRENT TRANSFER RATIO is
defined as the ratio of output
collector current, IO, to the forward
LED input current, IF, times 100%.
6. Pin 6 Open.
7. Device considered a two-terminal
device: Pins 1, 2, 3 shorted together
and Pins 4, 5, and 6 shorted together.
8. Use of a resistor between pin 4 and 6
will decrease gain and delay time.
(See Figures 11, 12, and 13.)
9. Common mode transient immunity in
Logic High level is the maximum
tolerable (positive) dVcm/dt on the
leading edge of the common mode
pulse, VCM, to assure that the output
will remain in a Logic High state (i.e.,
VO > 2.5 V). Common mode transient
immunity in Logic Low level is the
maximum tolerable (negative)
dVcm/dt on the trailing edge of the
common mode pulse signal, Vcm, to
assure that the output will remain in
a Logic Low state (i.e., VO < 2.5 V).
10. In accordance with UL 1577, each
optocoupler is proof tested by
applying an insulation test voltage
≥ 3000 V rms for 1 second (leakage
detection current limit, II-O ≤ 5 µA).
Figure 2. Input Diode Forward
Current vs. Forward Voltage.
Figure 3. Typical DC Transfer
Characteristics.
VCC = 5 V
Figure 4. Output Current vs. Input
Current.
VCC = 5 V
Figure 5. Current Transfer Ratio vs.
Input Current.
1-438
Figure 6. Propagation Delay vs.
Forward Current.
Figure 7. Propagation Delay vs.
Temperature.
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet 4N46300.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 4N46300 | High Gain Darlington Output Optocouplers | Agilent(Hewlett-Packard) |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |