|
|
|
부품번호 | 74ALVCH16240T 기능 |
|
|
기능 | Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold | ||
제조업체 | Fairchild Semiconductor | ||
로고 | |||
September 2001
Revised February 2002
74ALVCH16240
Low Voltage 16-Bit Inverting Buffer/Line Driver
with Bushold
General Description
The ALVCH16240 contains sixteen inverting buffers with
3-STATE outputs to be employed as a memory and
address driver, clock driver, or bus oriented transmitter/
receiver. The device is nibble (4-bit) controlled. Each nibble
has separate 3-STATE control inputs which can be shorted
together for full 16-bit operation.
The ALVCH16240 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating inputs at a valid logic level.
The 74ALVCH16240 is designed for low voltage (1.65V to
3.6V) VCC applications with output capability up to 3.6V.
The 74ALVCH16240 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s 1.65V to 3.6V VCC supply operation
s 3.6V tolerant control inputs and outputs
s Bushold on data inputs eliminates the need for external
pull-up/pull-down resistors
s tPD
3.9 ns max for 3.0V to 3.6V VCC
5.3 ns max for 2.3V to 2.7V VCC
6.0 ns max for 1.65V to 1.95V VCC
s Uses patented noise/EMI reduction circuitry
s Latch-up conforms to JEDEC JED78
s ESD performance:
Human body model > 2000V
Machine model > 200V
Ordering Code:
Order Number
Package
Number
Package Descriptions
74ALVCH16240T
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Pin Names
OEn
I0–I15
O0–O15
Description
Output Enable Input (Active LOW)
Bushold Inputs
Outputs
© 2002 Fairchild Semiconductor Corporation DS500629
www.fairchildsemi.com
AC Electrical Characteristics
Symbol
Parameter
tPHL, tPLH
tPZL, tPZH
tPLZ, tPHZ
Propagation Delay
Output Enable Time
Output Disable Time
Capacitance
TA = −40°C to +85°C, RL = 500Ω
CL = 50 pF
CL = 30 pF
VCC = 3.3V ± 0.3V
VCC = 2.7V
VCC = 2.5V ± 0.2V VCC = 1.8V ± 0.15V
Min Max Min Max Min Max Min Max
1.0 3.9
5.3 1.0 5.3 1.5 6.0
1.0 5
6.1 1.0 6.4 1.5 8.2
1.0 4.4
4.8 1.0 5.4 1.5 6.8
Units
ns
ns
ns
Symbol
Parameter
CIN Input Capacitance
COUT
CPD
Output Capacitance
Power Dissipation Capacitance
Conditions
Control
Data
Outputs Enabled
VI = 0V or VCC
VI = 0V or VCC
VI = 0V or VCC
f = 10 MHz, CL = 50 pF
Outputs Disabled f = 10 MHz, CL = 50 pF
TA = +25°C
VCC Typical
3.3 3
3.3 6
3.3 7
3.3 19
2.5 16
3.3 5
2.5 4
Units
pF
pF
pF
www.fairchildsemi.com
4
4페이지 | |||
구 성 | 총 6 페이지수 | ||
다운로드 | [ 74ALVCH16240T.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
74ALVCH16240 | Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold | Fairchild Semiconductor |
74ALVCH16240 | Low-Voltage 16-Bit Buffer | ON Semiconductor |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |