Datasheet.kr   

61S6432 데이터시트 PDF




Integrated Silicon Solution Inc에서 제조한 전자 부품 61S6432은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 61S6432 자료 제공

부품번호 61S6432 기능
기능 64K x 32 SYNCHRONOUS PIPELINE STATIC RAM
제조업체 Integrated Silicon Solution Inc
로고 Integrated Silicon Solution  Inc 로고


61S6432 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 19 페이지수

미리보기를 사용할 수 없습니다

61S6432 데이터시트, 핀배열, 회로
IS61S6432
ISSI®
64K x 32 SYNCHRONOUS
PIPELINE STATIC RAM
JUNE 2001
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• Power-down control by ZZ input
• JEDEC 100-Pin TQFP and PQFP package
• Single +3.3V power supply
• Two Clock enables and one Clock disable to
eliminate multiple bank bus contention
• Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
These control pins can be connected to GNDQ
or VCCQ to alter their power-up state
• Industrial temperature available
DESCRIPTION
The ISSI IS61S6432 is a high-speed, low-power
synchronous static RAM designed to provide a burstable,
high-performance, secondary cache for the Pentium™,
680X0™, and PowerPC™ microprocessors. It is organized
as 65,536 words by 32 bits, fabricated with ISSI's advanced
CMOS technology. The device integrates a 2-bit burst
counter, high-speed SRAM core, and high-drive capability
outputs into a single monolithic circuit. All synchronous
inputs pass through registers controlled by a positive-edge-
triggered single clock input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
BW1 controls DQ1-DQ8, BW2 controls DQ9-DQ16, BW3
controls DQ17-DQ24, BW4 controls DQ25-DQ32,
conditioned by BWE being LOW. A LOW on GW input would
cause all bytes to be written.
Bursts can be initiated with either ADSP (Address Status
Processor) or ADSC (Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally by the IS61S6432 and controlled by the ADV
(burst address advance) input pin.
Asynchronous signals include output enable (OE), sleep
mode input (ZZ), clock (CLK) and burst mode input (MODE).
A HIGH input on the ZZ pin puts the SRAM in the power-
down state. When ZZ is pulled LOW (or no connect), the
SRAM normally operates after three cycles of the wake-up
period. A LOW input, i.e., GNDQ, on MODE pin selects
LINEAR Burst. A VCCQ (or no connect) on MODE pin selects
INTERLEAVED Burst.
FAST ACCESS TIME
Symbol Parameter
-200(1)
tKQ CLK Access Time 4
tKC Cycle Time
5
— Frequency
200
Note:
1. ADVANCE INFORMATION ONLY.
-166
5
6
166
-133
5
7.5
133
-117
5
8.5
117
-5
5
10
100
-6
6
12
83
-7 -8 Unit
7 8 ns
13 15 ns
75 66 MHz
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. • 1-800-379-4774
Rev. B
06/28/01
1




61S6432 pdf, 반도체, 판매, 대치품
IS61S6432
ISSI ®
TRUTH TABLE
Operation
Address
Used
CE1 CE2 CE3 ADSP ADSC ADV WRITE OE
DQ
Deselected, Power-down
None
H X X X L X X X High-Z
Deselected, Power-down
None
L L X L X X X X High-Z
Deselected, Power-down
None
L X H L X X X X High-Z
Deselected, Power-down
None
L L X H L X X X High-Z
Deselected, Power-down
None
L X H H L X X X High-Z
Read Cycle, Begin Burst External L H L L X X X L Q
Read Cycle, Begin Burst
External L H L L X X X H High-Z
Write Cycle, Begin Burst
External L H L H L X L X D
Read Cycle, Begin Burst External L H L H L X H L Q
Read Cycle, Begin Burst
External L H L H L X H H High-Z
Read Cycle, Continue Burst Next
XX X H H L H L Q
Read Cycle, Continue Burst Next
X X X H H L H H High-Z
Read Cycle, Continue Burst Next
HX X X H L H L Q
Read Cycle, Continue Burst Next
H X X X H L H H High-Z
Write Cycle, Continue Burst Next
XX X H HL
L XD
Write Cycle, Continue Burst Next
HX X X H L L X D
Read Cycle, Suspend Burst Current X X X H H H H L Q
Read Cycle, Suspend Burst Current X X X H H H H H High-Z
Read Cycle, Suspend Burst Current H X X X H H H L Q
Read Cycle, Suspend Burst Current H X X X H H H H High-Z
Write Cycle, Suspend Burst Current X X X H H H L X D
Write Cycle, Suspend Burst Current H X X X H H L X D
Notes:
1. All inputs except OE must meet setup and hold times for the Low-to-High transition of clock (CLK).
2. Wait states are inserted by suspending burst.
3. "X" means don't care. WRITE=L means any one or more byte write enable signals (BW1-BW4) and BWE are LOW or GW is
LOW. WRITE=H means all byte write enable signals are HIGH.
4. For a Write operation following a Read operation, OE must be HIGH before the input data required setup time and held HIGH
throughout the input data hold time.
5. ADSP LOW always initiates an internal READ at the Low-to-High edge of clock. A WRITE is performed by setting one or
more byte write enable signals and BWE LOW or GW LOW for the subsequent L-H edge of clock.
PARTIAL TRUTH TABLE
Function
READ
READ
WRITE Byte 1
WRITE All Bytes
WRITE All Bytes
GW BWE BW1 BW2 BW3 BW4
H H X X XX
H X H H HH
H L L H HH
X L L L LL
L X X X XX
PB Integrated Silicon Solution, Inc. 1-800-379-4774
Rev.B
06/28/01

4페이지










61S6432 전자부품, 판매, 대치품
IS61S6432
CAPACITANCE(1,2)
Symbol Parameter
Conditions
Max.
Unit
CIN Input Capacitance
VIN = 0V
6 pF
COUT
Input/Output Capacitance
VOUT = 0V
8 pF
Notes:
1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: TA = 25°C, f = 1 MHz, Vcc = 3.3V.
AC TEST CONDITIONS
Parameter
Input Pulse Level
Input Rise and Fall Times
Input and Output Timing
and Reference Level
Output Load
Unit
0V to 3.0V
1.5 ns
1.5V
See Figures 1 and 2
ISSI ®
AC TEST LOADS
ZO = 50
Output
Buffer
30 pF
50
1.5V
Figure 1
3.3V
317
OUTPUT
5 pF
Including
jig and
scope
Figure 2
351
Integrated Silicon Solution, Inc. 1-800-379-4774
Rev.B
06/28/01
7

7페이지


구       성 총 19 페이지수
다운로드[ 61S6432.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
61S6432

64K x 32 SYNCHRONOUS PIPELINE STATIC RAM

Integrated Silicon Solution  Inc
Integrated Silicon Solution Inc

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵