Datasheet.kr   

6259 데이터시트 PDF




Allegro MicroSystems에서 제조한 전자 부품 6259은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 6259 자료 제공

부품번호 6259 기능
기능 8-BIT ADDRESSABLE DMOS POWER DRIVER
제조업체 Allegro MicroSystems
로고 Allegro MicroSystems 로고


6259 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 10 페이지수

미리보기를 사용할 수 없습니다

6259 데이터시트, 핀배열, 회로
6259
ADVANCE INFORMATION
(Subject to change without notice)
January 24, 2000
POWER
GROUND
1
LOGIC
SUPPLY
2
VDD
S 0 (LSB) 3
OUT 0 4
OUT1 5
OUT 2 6
OUT 3 7
S1 8
LOGIC 9
GROUND
POWER 10
GROUND
20
POWER
GROUND
19 CLEAR
18 DATA
17 OUT7
16 OUT6
15 OUT5
14 OUT 4
EN 13 ENABLE
12 S2 (MSB)
11 POWER
GROUND
Dwg. PP-050-2
Note that the A6259KA (DIP) and the A6259KLW
(SOIC) are electrically identical and share a
common terminal number assignment.
ABSOLUTE MAXIMUM RATINGS
at TA = 25°C
Output Voltage, VO ............................ 50 V
Output Drain Current,
Continuous, IO ...................... 250 mA*
Peak, IOM ............................. 750 mA*†
Peak, IOM ................................... 2.0 A†
Single-Pulse Avalanche Energy,
EAS ............................................. 75 mJ
Logic Supply Voltage, VDD .............. 7.0 V
Input Voltage Range,
VI ............................... -0.3 V to +7.0 V
Package Power Dissipation,
PD ....................................... See Graph
Operating Temperature Range,
TA ............................. -40°C to +125°C
Storage Temperature Range,
TS ............................. -55°C to +150°C
*Each output, all outputs on.
† Pulse duration 100 µs, duty cycle 2%.
Caution: These CMOS devices have input static
protection (Class 3) but are still susceptible to
damage if exposed to extremely high static
electrical charges.
8-BIT ADDRESSABLE
DMOS POWER DRIVER
The A6259KA and A6259KLW combine a 3-to-8 line CMOS
decoder and accompanying data latches, control circuitry, and DMOS
outputs in a multi-functional power driver capable of storing single-line
data in the addressable latches or use as a decoder or demuliplexer.
Driver applications include relays, solenoids, and other medium-current
or high-voltage peripheral power loads.
The CMOS inputs and latches allow direct interfacing with micro-
processor-based systems. Use with TTL may require appropriate pull-
up resistors to ensure an input logic high. Four modes of operation are
selectable with the CLEAR and ENABLE inputs.
The addressed DMOS output inverts the DATA input with all
unaddressed outputs remaining in their previous states. All of the output
drivers are disabled (the DMOS sink drivers turned off) with the
CLEAR input low and the ENABLE input high. The A6259KA/KLW
DMOS open-drain outputs are capable of sinking up to 750 mA. Similar
devices with reduced rDS(on) are available as the A6A259.
The A6259KA is furnished in a 20-pin dual in-line plastic package.
The A6259KLW is furnished in a 20-lead wide-body, small-outline
plastic package (SOIC) with gull-wing leads for surface-mount applica-
tions. Copper lead frames, reduced supply current requirements, and
low on-state resistance allow both devices to sink 150 mA from all
outputs continuously, to ambient temperatures over 85°C.
FEATURES
s 50 V Minimum Output Clamp Voltage
s 250 mA Output Current (all outputs simultaneously)
s 1.3 Typical rDS(on)
s Low Power Consumption
s Replacements for TPIC6259N and TPIC6259DW
Always order by complete part number:
Part Number
A6259KA
A6259KLW
Package
20-pin DIP
20-lead SOIC
RθJA
55°C/W
70°C/W
RθJC
25°C/W
17°C/W




6259 pdf, 반도체, 판매, 대치품
6259
8-BIT ADDRESSABLE
DMOS POWER DRIVER
RECOMMENDED OPERATING CONDITIONS
over operating temperature range
Logic Supply Voltage Range, VDD ............... 4.5 V to 5.5 V
High-Level Input Voltage, VIH ............................ 0.85VDD
Low-level input voltage, VIL ................................. 0.15VDD
ELECTRICAL CHARACTERISTICS at TA = +25°C, VDD = 5 V, tir = tif 10 ns (unless otherwise
specified).
Characteristic
Symbol Test Conditions
Logic Supply Voltage VDD Operating
Min.
4.5
Limits
Typ.
Max.
5.0 5.5
Units
V
Output Breakdown
Voltage
V(BR)DSX IO = 1 mA
50 — —
V
Off-State Output
Current
Static Drain-Source
On-State Resistance
Nominal Output
Current
IDSX
rDS(on)
IO(nom)
VO = 40 V
VO = 40 V, TA = 125°C
IO = 250 mA, VDD = 4.5 V
IO = 250 mA, VDD = 4.5 V, TA = 125°C
IO = 500 mA, VDD = 4.5 V (see note)
VDS(on) = 0.5 V, TA = 85°C
0.05 1.0
0.15 5.0
1.3 2.0
2.0 3.2
1.3 2.0
250 —
µA
µA
mA
Logic Input Current
Prop. Delay Time
Output Rise Time
IIH VI = VDD = 5.5 V
IIL VI = 0, VDD = 5.5 V
tPLH IO = 250 mA, CL = 30 pF
tPHL IO = 250 mA, CL = 30 pF
tr IO = 250 mA, CL = 30 pF
— — 1.0 µA
— — -1.0 µA
— 625 —
ns
— 140 —
ns
— 650 —
ns
Output Fall Time
tf IO = 250 mA, CL = 30 pF
Supply Current
IDD(off) VDD = 5.5 V, Outputs OFF
IDD(on) VDD = 5.5 V, Outputs ON
Typical Data is at VDD = 5 V and is for design information only.
NOTE — Pulse test, duration 100 µs, duty cycle 2%.
— 400 —
ns
— 15 100 µA
— 150 300 µA
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

4페이지










6259 전자부품, 판매, 대치품
6259
8-BIT ADDRESSABLE
DMOS POWER DRIVER
TERMINAL DESCRIPTIONS
Terminal No. Terminal Name
Function
1 POWER GROUND Reference terminal for output voltage measurements (OUT0-3).
2 LOGIC SUPPLY (VDD) The logic supply voltage (typically 5 V).
3 S0 Binary-coded output-select input, least-significant bit.
4
OUT0
Current-sinking, open-drain DMOS output, address 000.
5
OUT1
Current-sinking, open-drain DMOS output, address 001.
6
OUT2
Current-sinking, open-drain DMOS output, address 010.
7
OUT3
Current-sinking, open-drain DMOS output, address 011.
8 S1 Binary-coded output-select input.
9 LOGIC GROUND Reference terminal for input voltage measurements.
10 POWER GROUND Reference terminal for output voltage measurements (OUT0-3).
11 POWER GROUND Reference terminal for output voltage measurements (OUT4-7).
12 S2 Binary-coded output-select input, most-significant bit.
13
ENABLE
Mode control input; see Function Table.
14
OUT4
Current-sinking, open-drain DMOS output, address 100.
15
OUT5
Current-sinking, open-drain DMOS output, address 101.
16
OUT6
Current-sinking, open-drain DMOS output, address 110.
17
OUT7
Current-sinking, open-drain DMOS output, address 111.
18
DATA
CMOS data input to the addressed output latch. When enabled, the
addressed output inverts the data input (DATA = HIGH, OUTPUT = LOW).
19
CLEAR
Mode control input; see Function Table.
20 POWER GROUND Reference terminal for output voltage measurements (OUT4-7).
NOTE — Grounds (terminals 1, 9, 10, 11, and 20) must be connected externally to a single point.
www.allegromicro.com

7페이지


구       성 총 10 페이지수
다운로드[ 6259.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
6251B

MIC6251B

Micrel Semiconductor
Micrel Semiconductor
6252

Tube

Amperex
Amperex

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵