Datasheet.kr   

IS24C08-3P 데이터시트 PDF




ETC에서 제조한 전자 부품 IS24C08-3P은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 IS24C08-3P 자료 제공

부품번호 IS24C08-3P 기능
기능 1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM
제조업체 ETC
로고 ETC 로고


IS24C08-3P 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 13 페이지수

미리보기를 사용할 수 없습니다

IS24C08-3P 데이터시트, 핀배열, 회로
IS24C01-2 IS24C01-3
IS24C02-2 IS24C02-3 IS24C04-2 IS24C04-3
ISSIIS24C08-2 IS24C08-3 IS24C16-2 IS24C16-3
®
1K-bit/2K-bit/4K-bit/8K-bit/16K-bit
2-WIRE SERIAL CMOS EEPROM
SEPTEMBER 2001
FEATURES
• Low Power CMOS Technology
-- Standby Current less than 8 µA (5.5V)
-- Read Current (typical) less than 1 mA (5.5V)
-- Write Current (typical) less than 3 mA (5.5V)
• Low Voltage Operation
-- IS24C01-2, IS24C02-2, IS24C04-2
IS24C08-2 & IS24C16-2: Vcc = 1.8V to 5.5V
-- IS24C01-3, IS24C02-3, IS24C04-3,
IS24C08-3 & IS24C16-3: Vcc = 2.5V to 5.5V
• 100 KHz (1.8V) and 400 KHz (5V) Compatibility
• Hardware Data Protection
-- Write Protect Pin
• Sequential Read Feature
• Filtered Inputs for Noise Suppression
• 8-pin PDIP and 8-pin SOIC packages
• 8-pin TSSOP (1K,2K & 8K only)
• 8-pin MSOP (1K,2K only)
• Self time write cycle with auto clear
-- 5 ms @ 2.5V
• Organization:
-- IS24C01-2 and IS24C01-3: 128x8
(one block of 128 bytes)
-- IS24C02-2 and IS24C02-3: 256x8
(one block of 256 bytes)
-- IS24C04-2 and IS24C04-3: 512x8
(two blocks of 256 bytes)
-- IS24C08-2 and IS24C08-3: 1024x8
(four blocks of 256 bytes)
-- IS24C16-2 and IS24C16-3: 2048x8
(eight blocks of 256 bytes)
• Page Write Buffer
• Two-Wire Serial Interface
-- Bi-directional data transfer protocol
• High Reliability
-- Endurance: 1,000,000 Cycles
-- Data Retention: 100 Years
• Commercial and Industrial temperature ranges
PRODUCT OFFERING OVERVIEW
Part No
IS24C01-2
IS24C01-3
IS24C02-2
IS24C02-3
IS24C04-2
IS24C04-3
IS24C08-2
IS24C08-3
IS24C16-2
IS24C16-3
Voltage
1.8V-5.5V
2.5V-5.5V
1.8V-5.5V
2.5V-5.5V
1.8V-5.5V
2.5V-5.5V
1.8V-5.5V
2.5V-5.5V
1.8V-5.5V
2.5V-5.5V
Speed
100 KHz
400 KHz
100 KHz
400 KHz
100 KHz
400 KHz
100 KHz
400 KHz
100 KHz
400 KHz
Standby ICC
< 4 µA
< 8 µA
< 4 µA
< 8 µA
< 4 µA
< 8 µA
< 4 µA
< 8 µA
< 4 µA
< 8 µA
Read ICC
1 mA
1 mA
1 mA
1 mA
1 mA
1 mA
1 mA
1 mA
1 mA
1 mA
Write ICC
3 mA
3 mA
3 mA
3 mA
3 mA
3 mA
3 mA
3 mA
3 mA
3 mA
Temperature
C,I
C,I
C,I
C,I
C,I
C,I
C,I
C,I
C,I
C,I
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. C
09/01/2001
1




IS24C08-3P pdf, 반도체, 판매, 대치품
IS24C01-2 IS24C01-3
IS24C02-2 IS24C02-2 IS24C04-2 IS24C04-3
IS24C08-2 IS24C08-3 IS24C16-2 IS24C16-3
ISSI ®
DEVICE OPERATION
The IS24CXX family features a serial communication and
supports a bi-directional 2-wire bus transmission protocol.
2-WIRE BUS
The two-wire bus is defined as a Serial Data line(SDA),
and a Serial Clock Line (SCL). The protocol defines any
device that sends data onto the SDA bus as a transmitter,
and the receiving devices as a receiver. The bus is
controlled by MASTER device which generates the SCL,
controls the bus access and generates the STOP and
START conditions. The IS24CXX is the SLAVE device on
the bus.
The Bus Protocol:
-- Data transfer may be initiated only when the bus is not
busy
-- During a data transfer, the data line must remain stable
whenever the clock line is high. Any changes in the data
line while the clock line is high will be interpreted as a
START or STOP condition.
The state of the data line represents valid data when after
a START condition, the data line is stable for the duration
of the HIGH period of the clock signal. The data on the line
must be changed during the LOW period of the clock
signal. There is one clock pulse per bit of data. Each data
transfer is initiated with a START condition and terminated
with a STOP condition.
START Condition
The START condition precedes all commands to the
devices and is defined as a HIGH to LOW transition of SDA
when SCL is HIGH. The IS24CXX monitors the SDA and
SCL lines and will not respond until the START condition
is met.
STOP Condition
The STOP condition is defined as a LOW to HIGH transition
of SDA when SCL is HIGH. All operations must end with
a STOP condition.
ACKnowledge
After a successful data transfer, each receiving device is
required to generate an acknowledge. The Acknowledging
device pulls down the SDA line.
DEVICE ADDRESSING
The MASTER begins a transmission by sending a START
condition. The MASTER then sends the address of the
particular slave devices it is requesting. The SLAVE
address is 8 bits.
The four most significant bits of the address are fixed as
1010 for the IS24CXX.
For the IS24C16-2 and IS24C16-3, the bits(B2, B1 and B0)
are used for memory page addressing (the IS24C16-2 and
4
IS24C16-3 are organized as eight blocks of 256 bits).
For the IS24C04-2 and IS24C04-3 out of the next three
bits, B0 is for Memory Page Addressing (the IS24C04-2
and IS24C04-3 are organized as two blocks of 256 bits)
and A2 and A1 bits are used as device address bits and
must compare to its hard-wire inputs pins (A2 and A1). Up
to four IS24C08's may be individually addressed by the
system. The page addressing bits for IS24Cxx should be
considered the most significant bits of the data word
address which follows.
For the IS24C08-2 and IS24C08-3 out of the next three
bits, B1 and B0 are for memory page addressing (the
IS24C08-2 and IS24C08-3 are organized as four blocks of
256 bits) and the A2 bit is used as device address bit and
must compare to its hard-wired input pin (A2). Up to two
IS24C08 may be individually addressed by the system.
The page addressing bits for IS24CXX should be
considered the most significant bits of the data word
address which follows.
For the IS24C01/2-2 and IS24C01/2-3, the A0, A1, and A2
are used as device address bits and must compare to its
hard-wired input pins (A0, A1, and A2) Up to Eight
IS24C01/2's may be individually addressed by the system.
The last bit of the slave address specifies whether a Read
or Write operation is to be performed. When this bit is set
to 1, a Read operation is selected, and when set to 0, a
Write operation is selected.
After the MASTER sends a START condition and the
SLAVE address byte, the IS24CXX monitors the bus and
responds with an Acknowledge (on the SDA line) when its
address matches the transmitted slave address. The
IS24CXX pulls down the SDA line during the ninth clock
cycle, signaling that it received the eight bits of data. The
IS24CXX then performs a Read or Write operation
depending on the state of the R/W bit.
WRITE OPERATION
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information(with
the R/W set to Zero) to the Slave device. After the Slave
generates an acknowledge, the Master sends the byte
address that is to be written into the address pointer of the
IS24CXX. After receiving another acknowledge from the
Slave, the Master device transmits the data byte to be
written into the address memory location. The IS24CXX
acknowledges once more and the Master generates the
STOP condition, at which time the device begins its
internal programming cycle. While this internal cycle is in
progress, the device will not respond to any request from
the Master device.
Integrated Silicon Solution, Inc. 1-800-379-4774
Rev. C
09/01/2001

4페이지










IS24C08-3P 전자부품, 판매, 대치품
IS24C01-2 IS24C01-3
IS24C02-2 IS24C02-3 IS24C04-2 IS24C04-3
IS24C08-2 IS24C08-3 IS24C16-2 IS24C16-3
Data Validity Protocol
Data Change
SCL
SDA
Data Stable
Data Stable
ISSI ®
Slave Address
BIT 7
1
BIT 7
1
65 4 3 2 1 0
0 1 0 A2 A1 A0 R/W
65 4 3 2 1 0
0 1 0 A2 A1 B0 R/W
IS24C01
IS24C02
IS24C04
BIT 7 6 5 4 3 2 1 0
1 0 1 0 A2 B1 B0 R/W
IS24C08
BIT 7
1
6
0
MSB
5
1
4 3210
0 B2 B1 B0 R/W
LSB
IS24C16
Byte Write
S
T
A
R
T
SDA
Bus
Activity
M
S
B
Device
Address
W
R
I
T
E
Word Address
A
C
K
LM
S
B
S
B
R/W
A
C
K
Data
S
T
O
P
A
C
K
Page Write
S
T
A
R
T
SDA
Bus
Activity
M
S
B
Device
Address
W
R
I
T
E Word Address (n)
Data (n)
Data (n+1)
A AA
C CC
K KK
L
S
B
R/W
* P = 7 for IS24C01 and IS24C02
P = 15 for IS24C08 and IS24C16
A
C
K
Data (n+P*)
S
T
O
P
A
C
K
Integrated Silicon Solution, Inc. 1-800-379-4774
Rev. C
09/01/2001
7

7페이지


구       성 총 13 페이지수
다운로드[ IS24C08-3P.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
IS24C08-3

2-WIRE SERIAL CMOS EEPROM

ISSI
ISSI
IS24C08-3GI

1K-bit/2K-bit/4K-bit/8K-bit/16K-bit 2-WIRE SERIAL CMOS EEPROM

ETC
ETC

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵