|
|
PDF SK100E016PJ Data sheet ( Hoja de datos )
| Número de pieza | SK100E016PJ | |
| Descripción | 8-Bit Synchronous Binary Up Counter | |
| Fabricantes | Semtech Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SK100E016PJ (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
HIGH-PER.ORMANCE PRODUCTS
Description
.eatures
SK10/100E016
8-Bit Synchronous
Binary Up Counter
The SK10/100E016 is a high-speed synchronous, • 700 MHz Min Count Frequency
presettable, cascadable 8-bit binary counter.
• 1000 ps CLK to Q, TC*
• Internal TC* Feedback (Gated)
The counter features internal feedback of TC*, gated by • 8-Bit
the TCLD (terminal count load) pin. When TCLD is LOW • Fully Synchronous Counting and TC* Generation
(or left open, in which case it is pulled LOW by the internal • Asynchronous Master Reset
pull-downs), the TC* feedback is disabled, and counting • Internal 75 kΩ Input Pulldown Resistors
proceeds continuously, with TC* going LOW to indicate • Extended 100E VEE Range of –4.2V to –5.46V
an all-one state. When TCLD is HIGH, the TC* feedback • Fully Compatible with MC10/100E016
causes the counter to automatically reload upon TC* = • Available in 28-Pin PLCC Package
LOW, thus functioning as a programmable counter. The • ESD Protection of >4000V
Qn outputs do not need to be terminated for the count
function to operate properly. To minimize noise and
power, unused Q outputs should be left unterminated.
.unctional Block Diagram
8 Bit Binary Counter - Logic Counter
Q0
PE
TCLD
QOM
CE*
MASTER
SLAVE
CE*
BIT 0
QOM*
Q0*
PO P1
MR
CLK
Q1
BIT 1
CE*
Q0*
Q1*
Q2*
Q3*
Q4*
Q5*
Q6*
P7
BITS 2-6
5
Q7
BIT 7
TC*
Note that this diagram is provided for understanding of logic operation only. It should not be used for propagation
delays as many gate functions are achieved internally without incurring a full gate delay.
Revision 1/.ebruary 13, 2001
1
www.semtech.com
1 page  
SK10/100E016
HIGH-PER.ORMANCE PRODUCTS
Application Information (continued)
A single E016 can be used to divide by any ratio from 2
to 256 inclusive. If divide ratios of greater than 256
are needed, multiple E016s can be cascaded in a
manner similar to that already discussed. When E016s
are cascaded to build larger dividers, the TCLD pin will
no longer provide a means for loading on terminal count.
Because one does not want to reload the counters until
all of the devices in the chain have reached terminal
count, external gating of the TC* pins must be used for
multiple E016 divider chains.
Figure 6 shows a typical block diagram of a 32-bit divider
chain. Once again, to maximize the frequency of
operation, EL01 OR gates were used. For lower
frequency applications, a slower OR gate could replace
the EL01. Note that for a 16-bit divider, the OR function
feeding the PE* (program enable) input CANNOT be
placed by a wire OR tie as the TC* output of the least
significant E016 must also feed the CE* input of the
most significant E016. If the two TC* outputs were OR
tied, the cascaded count operation would not operate
properly. Because, in the cascaded form, the PE*
feedback is external and requires external gating, the
maximum frequency of operation will be significantly less
than the same operation in a single device.
Maximizing E016 Count Frequency
The E016 device produces 9 fast transitioning single-
ended outputs, thus VCC noise can become significant
in situations where all of the outputs switch
simultaneously in the same direction. This VCC noise
can negatively impact the maximum frequency of
operation of the device. Since the device does not
need to have the Q outputs terminated to count properly,
it is recommended that if the outputs are not going to
be used in the rest of the system, they should be
terminated. Not terminating the unused outputs will
not only cut down the VCC noise generated, but will
also save in total system power dissipation. Following
these guidelines will allow designers to either be more
aggressive in their designs or provide them with an
extra margin to the published databook specifications.
CLOCK
PE*
TC*
LOAD
1001 0000 1001 0001 1111 1100 1111 1101 1111 1110 1111 1111
LOAD
DIVIDE BY 113
Figure 5. Divide by 113 E016 Programmable Divider Waveforms
Revision 1/.ebruary 13, 2001
5 www.semtech.com
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet SK100E016PJ.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SK100E016PJ | 8-Bit Synchronous Binary Up Counter | Semtech Corporation |
| SK100E016PJT | 8-Bit Synchronous Binary Up Counter | Semtech Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |