|
|
|
부품번호 | XC1701 기능 |
|
|
기능 | Serial Configuration PROMs | ||
제조업체 | Xilinx | ||
로고 | |||
전체 10 페이지수
®
December 10, 1997 (Version 1.1)
0
XC1701L (3.3V), XC1701 (5.0V) and
XC17512L (3.3V)
Serial Configuration PROMs
0 5* Product Specification
Features
• On-chip address counter, incremented by each rising
edge on the clock input
• Simple interface to the FPGA; requires only one user
I/O pin
• Cascadable for storing longer or multiple bitstreams
• Programmable reset polarity (active High or active Low)
for compatibility with different FPGA solutions
• Supports XC4000EX/XL fast configuration mode (15.0
MHz)
• Low-power CMOS Floating Gate process
• Available in 5 V and 3.3 V versions
• Available in compact plastic packages: 8-pin PDIP,
20-pin SOIC, and 20-pin PLCC.
• Programming support by leading programmer
manufacturers.
• Design support using the Xilinx Alliance and
Foundation series software packages.
Description
The XC1701L, XC1701 and XC17512L serial configuration
PROMs (SCPs) provide an easy-to-use, cost-effective
method for storing Xilinx FPGA configuration bitstreams.
When the FPGA is in master serial mode, it generates a
configuration clock that drives the SCP. A short access time
after the rising clock edge, data appears on the SCP DATA
output pin that is connected to the FPGA DIN pin. The
FPGA generates the appropriate number of clock pulses to
complete the configuration. Once configured, it disables the
SCP. When the FPGA is in slave mode, the SCP and the
FPGA must both be clocked by an incoming signal.
Multiple devices can be concatenated by using the CEO
output to drive the CE input of the following device. The
clock inputs and the DATA outputs of all SCPs in this chain
are interconnected. All devices are compatible and can be
cascaded with other members of the family.
For device programming, either the Xilinx Alliance or Foun-
dation series development system compiles the FPGA
design file into a standard Hex format, which is then trans-
ferred to the programmer.
VCC VPP GND
CE
RESET/
OE or
OE/
RESET
CLK
Address Counter
TC
EPROM
Cell
Matrix
Output
Figure 1: Simplified Block Diagram (does not show programming circuit)
CEO
OE
DATA
X3185
December 10, 1997 (Version 1.1)
5-1
XC1701L (3.3V), XC1701 (5.0V) and XC17512L (3.3V) Serial Configuration PROMs
* If Readback is
Activated, a
3.3-kΩ Resistor is
Required in
Series With M1
During Configuration
the 3.3 kΩ M2 Pull-Down
Resistor Overcomes the
Internal Pull-Up,
but it Allows M2 to
be User I/O.
General-
Purpose
User I/O
Pins
* Vcc
M0 M1 PWRDWN
DOUT
M2
HDC
LDC
INIT
•••••
Other
I/O Pins
FPGA
OPTIONAL
Daisy-chained
FPGAs with
Different
Configurations
OPTIONAL
Slave FPGAs
with Identical
Configurations
Vcc
RESET
RESET
DIN
CCLK
D/P
INIT
VCC VPP
DATA
CLK
SCP
CE CEO
OE/RESET
DATA
CLK Cascaded
Serial
CE Memory
OE/RESET
(Low Resets the Address Pointer)
CCLK
(OUTPUT)
DIN
DOUT
(OUTPUT)
X8256
Figure 2: Master Serial Mode. The one-time-programmable Serial Configuration PROM supports automatic loading of
configuration programs. Multiple devices can be cascaded to support additional FPGA. An early D/P inhibits the
PROM data output one CCLK cycle before the FPGA I/Os become active.
5-4 December 10, 1997 (Version 1.1)
4페이지 XC1701L/XC17512L
Absolute Maximum Ratings
Symbol
Description
Units
VCC Supply voltage relative to GND
-0.5 to +6.0
V
VPP Supply voltage relative to GND
-0.5 to +12.5
V
VIN Input voltage with respect to GND
-0.5 to VCC +0.5
V
VTS
TSTG
TSOL
Voltage applied to 3-state output
Storage temperature (ambient)
Maximum soldering temperature (10 s @ 1/16 in.)
-0.5 to VCC +0.5
-65 to +150
+260
V
°C
°C
Note:
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating
Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device
reliability.
Operating Conditions
Symbol
VCC
Description
Commercial
Supply voltage relative to GND 0°C to +70°C junction
Min Max Units
3.0 3.6
V
DC Characteristics Over Operating Condition
Symbol
Description
VIH High-level input voltage
VIL Low-level input voltage
VOH High-level output voltage (IOH = -4 mA)
VOL Low-level output voltage (IOL = +4 mA)
ICCA
Supply current, active mode
ICCS
Supply current, standby mode
IL Input or output leakage current
Note: During normal read operation VPP must be connected to VCC
Min
2.0
0
2.4
-10.0
Max
VCC
0.8
0.4
5.0
50.0
10.0
Units
V
V
V
V
mA
µA
µA
December 10, 1997 (Version 1.1)
5-7
7페이지 | |||
구 성 | 총 10 페이지수 | ||
다운로드 | [ XC1701.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
XC1700D | QPRO Family of XC1700D QML Configuration PROMs | Xilinx |
XC1700E | Configuration PROMs | Xilinx |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |