Datasheet.kr   

X25045VI 데이터시트 PDF




Xicor에서 제조한 전자 부품 X25045VI은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 X25045VI 자료 제공

부품번호 X25045VI 기능
기능 Programmable Watchdog Supervisory E2PROM
제조업체 Xicor
로고 Xicor 로고


X25045VI 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 15 페이지수

미리보기를 사용할 수 없습니다

X25045VI 데이터시트, 핀배열, 회로
APPLICATION NOTES
AVA I L A B L E
X25043/45AN11 • AN21
4K
X25043/45
512 x 8 Bit
Programmable Watchdog Supervisory E2PROM
FEATURES
Programmable Watchdog Timer
Low VCC Detection
Reset Signal Valid to VCC = 1V
1MHz Clock Rate
512 X 8 Bits Serial E2PROM
—4 Byte Page Mode
Low Power CMOS
—50µA Standby Current
—3mA Active Current
2.7V To 5.5V Power Supply
Block LockTM
—Protect 1/4, 1/2 or all of E2PROM Array
Built-in Inadvertent Write Protection
—Power-Up/Power-Down protection circuitry
—Write Latch
—Write Protect Pin
High Reliability
—Endurance: 100,000 cycles per byte
—Data Retention: 100 Years
—ESD protection: 2000V on all pins
Available Packages
—8-Lead PDlP
—8-Lead SOIC
—14-Lead TSSOP
X25043 = Active LOW RESET
X25045 = Active HIGH RESET
DESCRIPTION
The X25043/45 combines three popular functions,
Watchdog Timer, Voltage Supervision, and E2PROM in
a single package. This combination lowers the system
cost and reduces the board space requirements.
The Watchdog Timer provides an independent protec-
tion system for microcontrollers. During a system failure,
the X25043/45 watchdog will respond with a RESET/
RESET signal after a selectable time-out interval. The
user selects the interval from three preset values. Once
selected, the interval does not change, even after cy-
cling the power.
The system is protected from low voltage conditions by
the X25043/45 low VCC detection circuits. When VCC
drops below the minimum VCC trip point, the system is
reset. Reset is asserted until VCC returns and stabilizes.
The memory portion of the X25043/45 is a CMOS 4096-
bit serial E2PROM, internally organized as 512 X 8. The
X25043/45 features a Serial Peripheral Interface (SPI)
and software protocol allowing operation on a simple
three-wire bus.
The X25043/45 utilizes Xicor’s proprietary Direct Write™
cell, providing a minimum endurance of 100,000 cycles
per byte and a minimum data retention of 100 years.
DIE PHOTOGRAPH
RESET
CONTROL
LOGIC
PROGRAMMABLE
VOLTAGE
SENSOR
SERIAL
INTERFACE
LOGIC
Direct Write™ is a trademark of Xicor, Inc.
©Xicor, Inc. 1994, 1995, 1996 Patents Pending
3844-6.5 5/9/96 T4/C2/D2 NS
4K BITS E22PROM
HHIIGGHH VVOOLLTTAAGGEE GGEENNEERRAATTOORR
AANNDD
CCOONNTTRROOLL
1
W
A
T
C
H
D
O
T
I
M
E
R
G
3844 ILL F01
Characteristics subject to change without notice




X25045VI pdf, 반도체, 판매, 대치품
X25043/45
Clock and Data Timing
Data input on the SI line is latched on the rising edge of
SCK. Data is output on the SO line by the falling edge of
SCK.
Read Sequence
When reading from the E2PROM memory array, CS is
first pulled LOW to select the device. The 8-bit READ
instruction is transmitted to the X25043/45, followed by
the 8-bit byte address. Bit 3 of the Read instruction
contains address A8. This bit is used to select the upper
or lower half of the device. After the read opcode and
byte address are sent, the data stored in the memory
at the selected address is shifted out on the SO line.
The data stored in memory at the next address can be
read sequentially by continuing to provide clock pulses.
The byte address is automatically incremented to the
next higher address after each byte of data is shifted
out. When the highest address is reached ($1FF) the
address counter rolls over to address $000, allowing
the read cycle to be continued indefinitely. The read
operation is terminated by taking CS HIGH. Refer to the
read E2PROM Array operation sequence illustrated in
Figure 1.
To read the status register the CS line is first pulled
LOW to select the device followed by the 8-bit RDSR
instruction. After the read status register opcode is
sent, the contents of the status register is shifted out on
the SO line as shown in Figure 2.
Write Sequence
Prior to any attempt to write data into the X25043/45 the
“write enable” latch must first be set by issuing
the WREN instruction (See Figure 3). CS is first taken
LOW, then the WREN instruction is clocked into the
X25043/45. After all eight bits of the instruction are
transmitted, CS must then be taken HIGH. If the user
continues the write operation without taking CS HIGH
after issuing the WREN instruction the write operation
will be ignored.
To write data to the E2PROM memory array, the user
issues the WRITE instruction, followed by the address
and then the data to be written. Bit 3 of the Write
instruction contains address A8. This bit is used to select
the upper or lower half of the device. This is minimally a
twenty-four clock operation. CS must go LOW and
remain LOW for the duration of the operation. The host
may continue to write up to four bytes of data to the
X25043/45. The only restriction is the four bytes must
reside on the same page. A page address begins with
address X XXXX XX00 and ends with X XXXX XX11. If
the byte address counter reaches X XXXX XX11 and the
clock continues the counter will roll back to the first
address of the page and overwrite any data that may
have been written.
For the write operation (byte or page write) to be
completed, CS can only be brought HIGH after the
twenty-fourth, thirty-second, fortieth, or forty-eighth
clock. If it is brought HIGH at any other time, the write
operation will not be completed. Refer to Figure 4 and 5
below for a detailed illustration of the write sequences.
While the write is in progress, following a status register
or E2PROM write sequence the status register may be
read to check the WIP bit. During this time the WIP bit will
be HIGH and all other bits in the status register will be
undefined.
RESET/RESET Operation
The RESET (X25043) output is designed to go LOW
whenever VCC has dropped below the minimum trip
point and/or the Watchdog timer has reached its pro-
grammable time-out limit.
Table 1. Instruction Set
Instruction Name Instruction Format*
Operation
WREN
0000 0110
Set the Write Enable Latch (Enable Write Operations)
WRDI
0000 0100
Reset the Write Enable Latch (Disable Write Operations)
RDSR
0000 0101
Read Status Register
WRSR
0000 0001
Write Status Register (Block Lock Bits)
READ
0000 A8011
Read Data from Memory Array beginning at selected
address
WRITE
0000 A8010
Write Data to Memory Array beginning at Selected Address
(1 to 4 Bytes)
*Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.
3844 PGM T05.1
4

4페이지










X25045VI 전자부품, 판매, 대치품
X25043/45
Figure 5. Page Write Operation Sequence
CS
SCK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
INSTRUCTION
BYTE ADDRESS
DATA BYTE 1
SI 8 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
9TH BIT OF ADDRESS
CS
SCK
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
DATA BYTE 2
DATA BYTE 3
DATA BYTE 4
SI 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
3844 FHD F07
Figure 6. Write Status Register Operation Sequence
CS
SCK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
INSTRUCTION
DATA BYTE
SI 7 6 5 4 3 2 1 0
HIGH IMPEDANCE
SO
3844 ILL F08
7

7페이지


구       성 총 15 페이지수
다운로드[ X25045VI.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
X25045V

Programmable Watchdog Supervisory E2PROM

Xicor
Xicor
X25045V-2.7

Programmable Watchdog Supervisory E2PROM

Xicor
Xicor

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵