Datasheet.kr   

X40626S14I 데이터시트 PDF




Xicor에서 제조한 전자 부품 X40626S14I은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 X40626S14I 자료 제공

부품번호 X40626S14I 기능
기능 Dual Voltage CPU Supervisor with 64K Serial EEPROM
제조업체 Xicor
로고 Xicor 로고


X40626S14I 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 23 페이지수

미리보기를 사용할 수 없습니다

X40626S14I 데이터시트, 핀배열, 회로
Preliminary Information
64K
X40626
8K x 8 Bit
Dual Voltage CPU Supervisor with 64K Serial EEPROM
FEATURES
• Dual voltage monitoring
—V2Mon operates independent of VCC
• Watchdog timer with selectable timeout intervals
• Low VCC detection and reset assertion
—Four standard reset threshold voltages
—User programmable VTRIP threshold
—Reset signal valid to VCC=1V
• Low power CMOS
—20µA max standby current, watchdog on
—1µA standby current, watchdog OFF
• 64Kbits of EEPROM
—64 byte page size
• Built-in inadvertent write protection
—Power-up/power-down protection circuitry
—Protect 0, 1/4, 1/2, all or 64, 128, 256 or 512
bytes of EEPROM array with programmable
Block Lockprotection
• 400kHz 2-wire interface
—Slave addressing supports up to 4 devices on
the same bus
• 2.7V to 5.5V power supply operation
• Available Packages
—14-lead SOIC
—14-lead TSSOP
DESCRIPTION
The X40626 combines four popular functions, Power-on
Reset Control, Watchdog Timer, Dual Supply Voltage
Supervision, and Serial EEPROM Memory in one pack-
age. This combination lowers system cost, reduces
board space requirements, and increases reliability.
Applying power to the device activates the power on
reset circuit which holds RESET active for a period of
time. This allows the power supply and oscillator to stabi-
lize before the processor can execute code.
The Watchdog Timer provides an independent protection
mechanism for microcontrollers. When the microcontrol-
ler fails to restart a timer within a selectable time-out
interval, the device activates the RESET signal. The user
selects the interval from three preset values. Once
selected, the interval does not change, even after cycling
the power.
The device’s low VCC detection circuitry protects the
user’s system from low voltage conditions, resetting the
system when VCC falls below the set minimum VCC trip
point. RESET is asserted until VCC returns to proper
BLOCK DIAGRAM
V2MON
WP
SDA
SCL
S0
S1
V2 Monitor
Logic
+
VTRIP2
-
Watchdog Transition
Detector
Data
Register
Command
Decode &
Control
Logic
VCC Threshold
Reset logic
Protect Logic
Status
Register
64KB
EEPROM
Array
Watchdog
Timer Reset
Reset &
Watchdog
Timebase
V2FAIL
RESET
Power on and
Low Voltage
VCC
+ Reset
VTRIP
-
Generation
REV 1.1.15 2/11/04
www.xicor.com
Characteristics subject to change without notice. 1 of 23




X40626S14I pdf, 반도체, 판매, 대치품
X40626
To set the new VTRIP voltage, start by setting the WEL
bit in the control register, then apply the desired VTRIP
threshold voltage to the VCC pin and the programming
voltage, VP, to the WP pin and 2 byte address and 1
byte of “00” data. The stop bit following a valid write
operation initiates the VTRIP programming sequence.
Bring WP LOW to complete the operation.
To reset the new VTRIP voltage start by setting the WEL
bit in the control register, apply the desired VTRIP
threshold voltage to the VCC pin and the programming
voltage, VP, to the WP pin and 2 byte address and 1
byte of “00” data. The stop bit of a valid write operation
initiates the VTRIP programming sequence. Bring WP
LOW to complete the operation.
Resetting the VTRIP Voltage
This procedure is used to set the VTRIP to a “native”
voltage level. For example, if the current VTRIP is 4.4V
and the new VTRIP must be 4.0V, then the VTRIP must
be reset. When VTRIP is reset, the new VTRIP is some-
thing less than 1.7V. This procedure must be used to
set the voltage to a lower value.
Figure 2. Reset VTRIP Level Sequence (VCC/V2MON > 3V, WP = 12-15V, WEL bit set)
WP
SCL
SDA
VP = 12-15V
01234567 01234567
0 1 23 4 56 7
0123456 7
A0H
00H xxH*
*for VTRIP2 address is 0FH
for VTRIP address is 03H
00H
Figure 3. Sample VTRIP Reset Circuit
VTRIP
Adj.
4.7K
RESET
1 14
2 13
3 12
4
5
X40626
69
78
VP
Adjust
Run
µC
SCL
SDA
REV 1.1.15 2/11/04
www.xicor.com
Characteristics subject to change without notice. 4 of 23

4페이지










X40626S14I 전자부품, 판매, 대치품
X40626
not block protected can be written. Note that since the to a LOW state; so write protection is enabled as long
WPEN bit is write protected, it cannot be changed back as the WP pin is held HIGH.
Table 1. Write Protect Enable Bit and WP Pin Function
Memory Array not Memory Array
WP WPEN Block Protected Block Protected
LOW
HIGH
HIGH
X
0
1
Writes OK
Writes OK
Writes OK
Writes Blocked
Writes Blocked
Writes Blocked
Block Protect
Bits
Writes OK
Writes OK
Writes Blocked
WPEN Bit
Writes OK
Writes OK
Writes Blocked
Protection
Software
Software
Hardware
Writing to the Control Register
Changing any of the nonvolatile bits of the control reg-
ister requires the following steps:
– Write a 02H to the Control Register to set the Write
Enable Latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation pro-
ceeded by a start and ended with a stop).
– Write a 06H to the Control Register to set both the
Register Write Enable Latch (RWEL) and the WEL
bit. This is also a volatile cycle. The zeros in the data
byte are required. (Operation proceeded by a start
and ended with a stop).
– Write a value to the Control Register that has all the
control bits set to the desired state. This can be rep-
resented as 0xys t01r in binary, where xy are the WD
bits, and rst are the BP bits. (Operation preceeded by
a start and ended with a stop). Since this is a nonvol-
atile write cycle it will take up to 10ms to complete.
The RWEL bit is reset by this cycle and the sequence
must be repeated to change the nonvolatile bits
again. If bit 2 is set to ‘1’ in this third step (0xys t11r)
then the RWEL bit is set, but the WD1, WD0, BP2,
BP1 and BP0 bits remain unchanged. Writing a sec-
ond byte to the control register is not allowed. Doing
so aborts the write operation and returns a NACK.
– A read operation occurring between any of the previ-
ous operations will not interrupt the register write
operation.
– The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write pro-
tected block.
To illustrate, a sequence of writes to the device consist-
ing of [02H, 06H, 02H] will reset all of the nonvolatile
bits in the Control Register to 0. A sequence of [02H,
06H, 06H] will leave the nonvolatile bits unchanged and
the RWEL bit remains set.
SERIAL INTERFACE
Serial Interface Conventions
The device supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data
onto the bus as a transmitter, and the receiving device
as the receiver. The device controlling the transfer is
called the master and the device being controlled is
called the slave. The master always initiates data trans-
fers, and provides the clock for both transmit and
receive operations. Therefore, the devices in this family
operate as slaves in all applications.
Serial Clock and Data
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions. See
Figure 5.
REV 1.1.15 2/11/04
www.xicor.com
Characteristics subject to change without notice. 7 of 23

7페이지


구       성 총 23 페이지수
다운로드[ X40626S14I.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
X40626S14

Dual Voltage CPU Supervisor with 64K Serial EEPROM

Xicor
Xicor
X40626S14-2.7

Dual Voltage CPU Supervisor with 64K Serial EEPROM

Xicor
Xicor

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵