Datasheet.kr   

V62C1162048L-100T 데이터시트 PDF




Mosel Vitelic Corp에서 제조한 전자 부품 V62C1162048L-100T은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 V62C1162048L-100T 자료 제공

부품번호 V62C1162048L-100T 기능
기능 Ultra Low Power 128K x 16 CMOS SRAM
제조업체 Mosel Vitelic Corp
로고 Mosel Vitelic  Corp 로고


V62C1162048L-100T 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 11 페이지수

미리보기를 사용할 수 없습니다

V62C1162048L-100T 데이터시트, 핀배열, 회로
Features
• Low-power consumption
- Active: 35mA ICC at 70ns
- Stand-by: 10 µA (CMOS input/output)
2 µA (CMOS input/output, L version)
• 70/85/100/120 ns access time
• Equal access and cycle time
• Single +1.8V to2.2V Power Supply
• Tri-state output
• Automatic power-down when deselected
• Multiple center power and ground pins for
improved noise immunity
• Individual byte controls for both Read and
Write cycles
• Available in 44 pin TSOPII / 48-fpBGA / 48-µBGA
V62C1162048L(L)
Ultra Low Power
128K x 16 CMOS SRAM
Functional Description
The V62C1162048L is a Low Power CMOS Static
RAM organized as 131,072 words by 16 bits. Easy
Memory expansion is provided by an active LOW (CE)
and (OE) pin.
This device has an automatic power-down mode feature
when deselected. Separate Byte Enable controls (BLE
and BHE) allow individual bytes to be accessed. BLE
controls the lower bits I/O1 - I/O8. BHE controls the
upper bits I/O9 - I/O16.
Writing to these devices is performed by taking Chip
Enable (CE) with Write Enable (WE) and Byte Enable
(BLE/BHE) LOW.
Reading from the device is performed by taking Chip
Enable (CE) with Output Enable (OE) and Byte Enable
(BLE/BHE) LOW while Write Enable (WE) is held
HIGH.
Logic Block Diagram
TSOPII / 48-fpBGA / 48-µBGA (See nest page)
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
I/O1 - I/O8
I/O9 - I/O16
WE
OE
BHE
BLE
CE
Pre-Charge Circuit
Memory Array
1024 X 2048
Vcc
Vss
Data
Cont I/O Circuit
Data
Cont
Column Select
A10 A11 A12 A13 A14 A15 A16
A4 1
A3 2
A2 3
A1 4
A0 5
CE 6
I/O1 7
I/O2 8
I/O3 9
I/O4 10
Vcc 11
Vss 12
I/O5 13
I/O6 14
I/O7 15
I/O8 16
WE 17
A16 18
A15 19
A14 20
A13 21
A12 22
44 A5
43 A6
42 A7
41 OE
40 BHE
39 BLE
38 I/O16
37 I/O15
36 I/O14
35 I/O13
34 Vss
33 Vcc
32 I/O12
31 I/O11
30 I/O10
29 I/O9
28 NC
27 A8
26 A9
25 A10
24 A11
23 NC
REV. 1.2 May 2001 V62C1162048L(L)
1




V62C1162048L-100T pdf, 반도체, 판매, 대치품
V62C1162048L(L)
DC Operating Characteristics (Vcc =1.8 to 2.2V, Gnd = 0V, TA = 00C to +700C / -400C to 850C)
Parameter
Input Leakage Current
Output Leakage
Current
Sym Test Conditions
IILII
Vcc = Max,
Vin = Gnd to Vcc
IILOI
CE = VIH or Vcc= Max,
VOUT = Gnd to Vcc
-70 -85 -100 -120
Unit
Min Max Min Max Min Max Min Max
- 1 - 1 - 1 - 1 µA
- 1 - 1 - 1 - 1 µA
Operating Power
Supply Current
ICC CE = VIL , VIN = VIH or VIL , - 5 - 5 - 5 - 5 mA
IOUT = 0
Average Operating
Current
ICC1 IOUT = 0mA,
Min Cycle, 100% Duty
- 35 - 35 - 30 - 30 mA
ICC2 CE < 0.2V
IOUT = 0mA,
- 3 - 3 - 3 - 3 mA
Cycle Time=1µs, Duty=100%
Standby Power Supply ISB CE = VIH
Current (TTL Level)
- 0.5 - 0.5 - 0.5 - 0.5 mA
Standby Power Supply ISB1 CE > Vcc - 0.2V
Current (CMOS Level)
VIN < 0.2V or
VIN > Vcc- 0.2V
- 10 - 10 - 10 - 10 µA
L - 2 - 2 - 2 - 2 µA
Output Low Voltage
VOL IOL = 2 mA
- 0.4 - 0.4 - 0.4 - 0.4 V
Output High Voltage VOH IOH = -1 mA
1.6 - 1.6 - 1.6 - 1.6 -
V
Capacitance (f = 1MHz, TA = 250C)
Parameter*
Input Capacitance
I/O Capacitance
Symbol
Cin
CI/O
Test Condition
Vin = 0V
Vin = Vout = 0V
Max
7
8
Unit
pF
pF
* This parameter is guaranteed by device characterization and is not production tested.
AC Test Conditions
Input Pulse Level
Input Rise and Fall Time
Input and Output Timing
Reference Level
0.4V to 1.6V
5ns
1.0V
Output Load Condition
70ns/85ns
Load for 100ns/120ns
CL = 30pf + 1TTL Load
CL = 100pf + 1TTL Load
CL*
TTL
Figure A. * Including Scope and Jig Capacitance
REV. 1.2 May 2001 V62C1162048L(L)
4

4페이지










V62C1162048L-100T 전자부품, 판매, 대치품
V62C1162048L(L)
Timing Waveform of Write Cycle 1 (Address Controlled)
tWC
Address
CE
tAW
tCW (3)
BLE/BHE
WE
Data In
Data Out
High-Z
tAS (4)
tOHZ (6)
tBW
tWP (2)
tDW
High-Z (8)
tDH
tWR (5)
tOW
Timing Waveform of Write Cycle 2 (CE Controlled)
tWC
Address
CE
tAS (4)
tAW
tCW (3)
tBW
BLE/BHE
WE
Data In
Data Out
High-Z
High-Z
tLZ
tWP (2)
tDW
tWHZ (6)
tWR (5)
tDH
High-Z (8)
Timing Waveform of Write Cycle 3 (BLE/BHE Controlled)
tWC
Address
CE
BLE/BHE
tAS (4)
tAW
tCW (3)
tBW
tWR (5)
WE
Data In
Data Out
High-Z
High-Z
tBLZ
tWP (2)
tDW
tWHZ (6)
tDH
High-Z (8)
REV. 1.2 May 2001 V62C1162048L(L)
7

7페이지


구       성 총 11 페이지수
다운로드[ V62C1162048L-100T.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
V62C1162048L-100B

Ultra Low Power 128K x 16 CMOS SRAM

Mosel Vitelic  Corp
Mosel Vitelic Corp
V62C1162048L-100M

Ultra Low Power 128K x 16 CMOS SRAM

Mosel Vitelic  Corp
Mosel Vitelic Corp

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵