Datasheet.kr   

PA7024S-20 데이터시트 PDF




ETC에서 제조한 전자 부품 PA7024S-20은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 PA7024S-20 자료 제공

부품번호 PA7024S-20 기능
기능 Programmable Electrically Erasable Logic Array
제조업체 ETC
로고 ETC 로고


PA7024S-20 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 6 페이지수

미리보기를 사용할 수 없습니다

PA7024S-20 데이터시트, 핀배열, 회로
CPoAmInmd7ue0srct2riai4al/l
PA7024 PEELTM Array
Programmable Electrically Erasable Logic Array
Features
s CMOS Electrically Erasable Technology
- Reprogrammable in 24-pin DIP, SOIC and
28-pin PLCC packages
-Optional JN package for 22V10 power/ground
compatibility
s Most Powerful 24-pin PLD Available
- 20 I/Os, 2 inputs/clocks, 40 registers/latches
- 40 logic cell output functions
- PLA structure with true product-term sharing
- Logic functions and registers can be I/O-buried
s Flexible Logic Cell
- Multiple output functions per cell
- D,T and JK registers with special features
- Independent or global clocks, resets, presets,
clock polarity and output enables
-Sum of products logic for output enable
General Description
The PA7024 is a member of the Programmable Electrically
Erasable Logic (PEEL™) Array family based on ICT’s
CMOS EEPROM technology. PEEL™ Arrays free design-
ers from the limitations of ordinary PLDs by providing the
architectural flexibility and speed needed for today’s pro-
grammable logic designs. The PA7024 is by far the most
powerful 24-pin PLD available today with 20 I/O pins, 2
input/global-clocks and 40 registers/latches (20 buried logic
cells and 20 I/O registers/latches). Its logic array imple-
ments 84 sum-of-product logic functions that share 80
product terms. The PA7024’s logic and I/O cells (LCCs,
IOCs) are extremely flexible, offering two output functions
per logic cell (a total of 40 for all 20 logic cells). Logic cells
are configurable as D, T, and JK registers with independent
Figure 1: Pin Configuration
s High-Speed Commercial and Industrial Versions
- As fast as 10ns/15ns (tpdi/tpdx), 71.4MHz (fMAX)
- Industrial grade available for 4.5 to 5.5V Vcc
and -40 to +85°C temperatures
s Ideal for Combinatorial, Synchronous and
Asynchronous Logic Applications
- Integration of multiple PLDs and random logic
- Buried counters, complex state-machines
- Comparators, decoders, multiplexers and
other wide-gate functions
s Development and Programmer Support
- ICT PLACE Development Software
- Fitters for ABEL, CUPL and other software
-Programming support by ICT PDS-3 and popular third-
party programmers
or global clocks, resets, presets, clock polarity, and other
special features. This makes them suitable for a wide vari-
ety of combinatorial, synchronous and asynchronous logic
applications. With pin compatibility and super-set function-
ality to most 24-pin PLDs, (22V10, EP610/630, GAL6002),
the PA7024 can implement designs that exceed the archi-
tectures of such devices. The PA7024 supports speeds as
fast as 10ns/15ns (tpdi/tpdx) and 71.4MHz (fMAX) at mod-
erate power consumption 120mA (85mA typical). Packag-
ing includes 24-pin DIP, SOIC and 28-pin PLCC (see Figure
1). Development and programming support for the PA7024
is provided by ICT and popular third-party development tool
manufacturers.
Figure 2. Block Diagram
DIP
PLCC-J
SOIC
PLCC-JN
1 of 6




PA7024S-20 pdf, 반도체, 판매, 대치품
PA7024
Table 1. A.C. Electrical Characteristics Sequential over the operating range
Symbol
tSCI
tSCX
tCOI
tCOX
tHX
tSK
tAK
tHK
tSI
tHI
tPK
tSPI
tHPI
tCK
tCW
fMAX1
fMAX2
fMAX3
fMAX4
fTGL
tPR
tST
tAW
tRT
tRTV
tRTC
tRW
tRESET
Parameter6,12
Internal set-up to system clock8 - LCC14
(tAL + tSK + tLC - tCK)
Input16 (EXT.) set-up to system clock, - LCC (tIA + tSCI)
System-clock to Array Int. - LCC/IOC/INC14 (tCK +tLC)
System-clock to Output Ext. - LCC (tCOI + tLO)
Input hold time from system clock - LCC
LCC Input set-up to async. clock13 - LCC
Clock at LCC or IOC - LCC output
LCC input hold time from system clock - LCC
Input set-up to system clock - IOC/INC14 (tSK - tCK)
Input hold time from system clock - IOC/INC14 (tSK - tCK)
Array input to IOC PCLK clock
Input set-up to PCLK clock18 - IOC/INC (tSK-tPK-tIA)16
Input hold from PCLK clock18 - IOC/INC (tPK+tIA-tSK)16
System-clock delay to LCC/IOCINC
System-clock low or high pulse width
Max. system-clock frequency Int/Int 1/(tSCI + tCOI)
Max. system-clock frequency Ext/Int 1/(tSCX + tCOI)
Max. system-clock frequency Int/Ext 1/(tSCI + tCOX)
Max. system-clock frequency Ext/Ext 1/(tSCX + tCOX)
Max. system-clock toggle frequency 1/(tCW + tCW)9
LCC presents/reset to LCC output
Input to Global Cell present/reset (tIA + tAL + tPR)
Asynch. preset/reset pulse width
Input to LCC Reg-Type (RT)
LCC Reg-Type to LCC output register change
Input to Global Cell register-type change (tRT + tRTV)
Asynch. Reg-Type pulse width
Power-on reset time for registers in clear state2
-15
Min Max
6
8
8
12
0
3
1
4
0
4
6
0
5
7
7
71.4
62.5
55.5
50.0
71.4
1
12
8
6
1
7
10
5
-20
Min Max
9
11
8
13
0
3
1
4
0
4
7
0
6
7
7
58.8
52.6
45.5
41.6
71.4
1
15
8
8
1
9
10
5
I-25
Min Max
15
17
8
13
0
4
1
4
0
4/3
9
0
7
7
8
43.5
40.0
35.7
33.3
62.5
2
20
8
10
2
12
10
5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
µs
4 of 6

4페이지












구       성 총 6 페이지수
다운로드[ PA7024S-20.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
PA7024S-20

Programmable Electrically Erasable Logic Array

ETC
ETC

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵