Datasheet.kr   

PBL386112SHT 데이터시트 PDF




Ericsson에서 제조한 전자 부품 PBL386112SHT은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 PBL386112SHT 자료 제공

부품번호 PBL386112SHT 기능
기능 Subscriber Line Interface Circuit
제조업체 Ericsson
로고 Ericsson 로고


PBL386112SHT 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 18 페이지수

미리보기를 사용할 수 없습니다

PBL386112SHT 데이터시트, 핀배열, 회로
February 2000
PBL 386 11/2
Subscriber Line
Interface Circuit
Description
The PBL 386 11/2 Subscriber Line Interface Circuit (SLIC) is a 90 V bipolar inte-
grated circuit for use in DAML, FITL and other telecommunications equipment. The
PBL 386 11/2 has been optimized for low total line interface cost and a high degree
of flexibility in different applications.
The PBL 386 11/2 emulates a transformer equivalent dc-feed, programmable
between 2x25 and 2x900 , with short loop current limiting adjustable to max
65 mA.
A second lower battery voltage may be connected to the device to reduce short
loop power dissipation. The SLIC automatically switches between the two battery
supply voltages without need for external components or external control.
The SLIC incorporates loop current, ground key and ring trip detection functions. The
PBL 386 11/2 is compatible with loop start signalling.
Two- to four-wire and four- to two-wire voice frequency (vf) signal conversion is
accomplished by the SLIC in conjunction with either a conventional CODEC/filter or
with a programmable CODEC/filter, e.g. SLAC, SiCoFi, Combo II. The programmable
line terminating impedance could be complex or real to fit every market.
Longitudinal line voltages are suppressed by a feedback loop in the SLIC and the
longitudinal balance specifications meet Bellcore TR909 requirements.
The PBL 386 11/2 package are 28-pin PLCC and 28 pin SSOP.
DT
DR
TIPX
RINGX
HP
TS
VEE
AOV
VBAT2
VBAT
BGND
Two-wire
Interface
Ring Trip
Comparator
Ground Key
Detector
Line Feed
Controller
and
Longitudinal
Signal
Suppression
Off-hook
Detector
VF Signal
Transmission
Ring Relay
Driver
Input
Decoder and
Control
RRLY
C1
C2
C3
VCC
DET
PSG
LP
REF
PLC
PLD
AGND
VTX
RSN
VEE
Key Features
• Selectable overhead voltage principle
– All adaptive: The overhead voltage
follows 0.6 VPeak < signals < 5 VPeak.
– Semi adaptive: The overhead
voltage follows 2.5 VPeak < signals <
5 VPeak.
• Metering 1.6 Vrms
• High and low battery with automatic
switching
• Battery supply as low as -10V
• Only +5V in addition to GND
and battery (VEE optional)
• 35 mW on-hook power dissipation in
active state
• Long loop battery feed tracks VBat for
maximum line voltage
• 44V open loop voltage @ -48V battery
feed
• Constant loop voltage for line
leakage <5 mA
• On-hook transmission
• Full longitudinal current capability
during on-hook
• Programmable loop & ring-trip detector
threshold
• Ground key detector
• Analog temperature guard
• Silent polarity reversal
• Integrated Ring Relay Driver
PBL 386 11/2
Figure 1. Block diagram.
28-pin plastic PLCC and 28-pin SSOP
1




PBL386112SHT pdf, 반도체, 판매, 대치품
PBL 386 11/2
Parameter
Four-wire to longitudinal balance, BFLE
Ref
fig
4
Two-wire return loss, r
TIPX idle voltage, VTi
RINGX idle voltage, VRi
|VTR |
Four-wire transmit port (VTX)
Overload level, VTXO
Off-hook, IL 10mA
On-hook, IL 5mA
Output offset voltage, VTX
Output impedance, zTX
5
Four-wire receive port (RSN)
Receive summing node (RSN) dc voltage
Receive summing node (RSN) impedance
Receive summing node (RSN)
current (IRSN) to metallic loop current (IL)
gain,αRSN
Frequency response
Two-wire to four-wire, g2-4
6
Conditions
active state
BFLE = 20 • Log
ERX
VLo
0.2 kHz < f < 3.4 kHz
r = 20 • Log |ZTR + ZL|
|ZTR - ZL|
0.2 kHz < f < 0.5 kHz
0.5 kHz < f < 1.0 kHz
1.0 kHz < f < 3.4 kHz, Note 3
active normal, IL = 0
active normal, IL = 0
active, IL = 0
Load impedance > 20 k,
1% THD, Note 4
0.2 kHz < f < 3.4 kHz
IRSN = 0 mA
0.2 kHz < f < 3.4 kHz
0.3 kHz < f < 3.4 kHz
Min Typ Max
40 58
25
27
23
- 1.2
VBat + 2.4
|VBat +4.5| |VBat + 3.6|
1.25
0.7
-60
5
60
20
GND +25
10 50
400
relative to 0 dBm, 1.0 kHz. ERX = 0 V
0.3 kHz < f < 3.4 kHz
-0.15
f = 8.0 kHz, 12 kHz, 16 kHz
-0.5
-0.1
0.15
0
Unit
dB
dB
dB
dB
V
V
V
VPeak
VPeak
mV
mV
ratio
dB
dB
C
VLo
RLT
RLR
TIPX
VTX
VTR PBL 386 11/2
RINGX RSN
RT
RRX
E RX
Figure 4. Metallic to longitudinal and
four-wire to longitudinal balance
1
ωC
<<
150
,
RLT
= RLR = RL
/2 =300
RT = 120 k, RRX = 120 k
RL
EL
4
C
ILDC
TIPX
VTX
PBL 386 11/2
RINGX RSN
RT VTXO
RRX
Figure 5. Overload level, VTXO, four-wire
transmit port
1
ωC
<<
R,
L
R
L
=
600
RT = 120 k, RRX = 120 k

4페이지










PBL386112SHT 전자부품, 판매, 대치품
PBL 386 11/2
Notes
1. The overload level is automatically expanded when the
signal level > 2.5 VPeak and is specified at the two-wire port
with the signal source at the four-wire receive port.
2. The two-wire impedance is programmable by selection of
external component values according to:
ZTR = ZT/|G2-4S αRSN| where:
ZTR = impedance between the TIPX and RINGX
terminals
ZT = programming network between the VTX and RSN
terminals
G2-4S = transmit gain, nominally = -0.5
α RSN = receive current gain, nominally = 400 (current
defined as positive flowing into the receivesumm-
ing node, RSN, and when flowing from tip to ring).
3. Higher return loss values can be achieved by adding a
reactive component to RT, the two-wire terminating
impedance programming resistance, e.g. by dividing RT
into two equal halves and connecting a capacitor from the
common point to ground.
4. The overload level is automatically expanded as needed up
to 2.5 VPeak when the signal level >1.25 VPeak and is
specified at the four-wire transmit port, VTX, with the signal
source at the two-wire port. Note that the gain from the
two-wire port to the four-wire transmit port is G2-4S = -0.5.
5. Secondary protection resistors RF impact the insertion loss.
The specified insertion loss is for RF = 0.
6. The specified insertion loss tolerance does not include
errors caused by external components.
7. The level is specified at the four-wire receive port and
referenced to a 600 programmed two-wire impedance
level.
8. The two-wire idle noise is specified with the four-wire
receive port grounded (ERX = 0; see figure 6).
The four-wire idle noise at VTX is the two-wire value -6 dB
and is specified with the two-wire port terminated in 600
(RL). The noise specification is referenced to a 600
programmed two-wire impedance level at VTX. The four-
wire receive port is grounded (ERX = 0).
7

7페이지


구       성 총 18 페이지수
다운로드[ PBL386112SHT.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
PBL386112SHS

Subscriber Line Interface Circuit

Ericsson
Ericsson
PBL386112SHT

Subscriber Line Interface Circuit

Ericsson
Ericsson

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵