|
|
|
부품번호 | PBM39601QNS 기능 |
|
|
기능 | Microstepping Controller/Dual Digital-to-Analog Converter | ||
제조업체 | Ericsson | ||
로고 | |||
February 1999
PBM 3960/1
Microstepping Controller/
Dual Digital-to-Analog Converter
Description
PBM 3960/1 is a dual 7-bit+sign, Digital-to-Analog Converter (DAC) especially
developed to be used together with the PBL 3771/1, Precision Stepper Motor driver
in micro-stepping applications. The circuit has a set of input registers connected to an
8-bit data port for easy interfacing directly to a microprocessor. Two registers are
used to store the data for each seven-bit DAC, the eighth bit being a sign bit (sign/
magnitude coding). A second set of registers are used for automatic fast/slow current
decay control in conjunction with the PBL 3771/1, a feature that greatly improves
high-speed micro-stepping performance. The PBM 3960/1 is fabricated in a high-
speed CMOS process.
Key Features
• Analog control voltages from 3 V
down to 0.0 V.
• High-speed microprocessor interface.
• Automatic fast/slow current decay
control.
• Full-scale error ±1 LSB.
• Interfaces directly with TTL levels and
CMOS devices.
• Fast conversion speed, 3 µs.
• Matches PBL 3771.
WR
CS
A0
A1
D7 - D0
RESET
VDD
VRef
POR
DA- Data 1
E
C
D
E1 R
Level 1
E
E2
C
D
R
Level 2
E3 E
C
D
E4 R
DA- Data 2
E
C
D
R
R
Digit
Comp
E1 E
C
D
R
Digit
Comp
E4
C
E
D
R
Vss
PBM 3960/1
Sign 1
D/A
CD1
DA 1
D/A
DA 2
CD2
Sign 2
Figure 1. Block Diagram.
22-pin plastic DIP
28-pin plastic PLCC
PBM 3960/1
Vref 1
22 Reset
DA1 2
Sign 1 3
21 DA2
20 Sign 2
CD 1 4
19 CD 2
PBMVDD 5
18 VSS
WR 6 3960/1N 17 CS
D7 7
16 A1
D6 8
15 A0
D5 9
14 D0
D4 10
13 D1
D3 11
12 D2
N/C 5
DA 2 6
Reset 7
N/C 8
Vref 9
DA1 10
N/C 11
PBM
3960/1QN
25 D0
24 D1
23 D2
22 N/C
21 D3
20 D4
19 D5
Figure 4. Pin configuration.
Pin Descriptions
Refer to figure 4.
DIP PLCC
19
2 10
3 12
Symbol
VRef
DA1
Sign1
4 13 CD1
5 14 VDD
6 15 WR
7 16 D7
8 17 D6
9 19 D5
10 20 D4
11 21 D3
12 23 D2
13 24 D1
14 25 D0
15 27 A0
16 28 A1
17 1
CS
18 2
19 3
20 4
21 6
22 7
V
SS
CD2
Sign2
DA2
Reset
5
8
11
18
22
26
4
Description
Voltage reference supply pin, 2.5 V nominal (3.0 V maximum)
Digital-to-Analog 1, voltage output. Output between 0.0 V and VR - 1 LSB.
Sign 1, TTL/CMOS level. To be connected directly to PBL 3771 Phase input.
Databit D7 is transfered non inverted from PBM 3960/1/1 data input.
Current Decay 1, TTL/CMOS level. The signal is automatically generated when
decay level is programmed. LOW level = fast current decay.
Voltage Drain-Drain, logic supply voltage. Normally +5 V.
Write, TTL/CMOS level, input for writing to internal registers.
Data is clocked into flip flops on positive edge.
Data 7, TTL/CMOS level, input to set data bit 7 in data word.
Data 6, TTL/CMOS level, input to set data bit 6 in data word.
Data 5, TTL/CMOS level, input to set data bit 5 in data word.
Data 4, TTL/CMOS level, input to set data bit 4 in data word.
Data 3, TTL/CMOS level, input to set data bit 3 in data word.
Data 2, TTL/CMOS level, input to set data bit 2 in data word.
Data 1, TTL/CMOS level, input to set data bit 1 in data word.
Data 0, TTL/CMOS level, input to set data bit 0 in data word.
Address 0, TTL/CMOS level, input to select data transfer,
A0 selects between cannel 1 (A0 = LOW) and channel 2 (A0 = HIGH).
Address 1, TTL/CMOS level, input to select data transfer. A1 selects between normal
D/A register programming (A1 = LOW) and decay level register programming (A1 = HIGH).
Chip Select, TTL/CMOS level, input to select chip and activate data transfer
from data inputs. LOW level = chip is selected.
Voltage Source-Source. Ground pin, 0 V reference for all signals and
measurements unless otherwise noted.
Current Decay 2, TTL/CMOS level. The signal is automatically generated
when decay level is programmed. LOW level = fast current decay .
Sign 2. TTL/CMOS level. To be connected directly to PBL 3771 sign input.
Data bit D7 is transfered non-inverted from PBM 3960/1 data input.
Digital-to-Analog 2, voltage output. Output between 0.0 V and Vref - 1 LSB.
Reset, digital input resetting internal registers.
HIGH level = Reset, VRes ≥ 3.5 V = HIGH level. Pulled low internally.
Not Connected
Not Connected
Not Connected
Not Connected
Not Connected
Not Connected
4페이지 PBM 3960/1
Time when motor is in
a compromise
position.
Time when micro
position is correct.
Write
signal.
Motor
position.
Writing to
channel 1.
Writing to
channel 2.
Write time = incorrect position
Useful time = correct
position
Double pulse write signal
Actual data = true position
Normal resolution
Figure 11. Double pulse programming, in- and output signals.
Time
Ideal data = desired position
Time when motor is in
an intermediate
position.
Time when micro
position is almost
correct.
Write
signal.
Motor position. Note
that position is always
a compromise.
Writing to
channel 1.
Writing to
channel 2.
Useful time = compromise position
with equally spaced angles
Useful time = almost
correct position
Single pulse write signal
"Ideal data" = desired
position
Figure 12. Single pulse programming, in- and output signals.
Time
Actual data = true position
Note increased resolution
7
7페이지 | |||
구 성 | 총 10 페이지수 | ||
다운로드 | [ PBM39601QNS.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
PBM39601QNS | Microstepping Controller/Dual Digital-to-Analog Converter | Ericsson |
PBM39601QNT | Microstepping Controller/Dual Digital-to-Analog Converter | Ericsson |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |