|
|
Número de pieza | Q-67106-H6514 | |
Descripción | PLL-Frequency Synthesizer PMB2306R/PMB2306T Version 2.2 | |
Fabricantes | Siemens Semiconductor Group | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de Q-67106-H6514 (archivo pdf) en la parte inferior de esta página. Total 35 Páginas | ||
No Preview Available ! ICs for Communications
PLL-Frequency Synthesizer
PMB2306R/PMB2306T Version 2.2
Data Sheet 02.97
T2306-0V22-D1-7600
1 page 3LQ &RQILJXUDWLRQ
(top view)
30%530%7
2YHUYLHZ
3'62
RI
VSS
EN
DA
CLK
VDD
MOD
NC
376623
LD
MFO2
MFO1
VDD1
PD
VSS1
FI
NC
Semiconductor Group
5
02.97
5 Page 30%530%7
&LUFXLW 'HVFULSWLRQ
This is done as follows:
1.Setting of synchronous data acquisition by status 2.
2.Programming of the r-counter, status 1 (optional)-data is being loaded into shadow
registers.
3.Programming of the n- or n/a-counter-data is being loaded into shadow registers, the
EN-signal starts the synchronous loading procedure.
4.Synchronous programming – which means data transfer of all data from the shadow
registers to the data registers – takes place at that point in time when the respective
counter reaches “zero + 1”, the maximum repetition rate for channel change is
therefore IFI:N.
5.Transfer of status 1 information into the corresponding data register is tied to the n-
counter loading, but follows the loading of the n-data register in the distance of one n-
counter dividing ratio, this guarantees that for example a new PD-current value
becomes valid at the same time when the counters are loaded with the new data.
Synchronous avoids additional phase error caused by programming. Synchronous data
acquisition is of especial advantage, when large steps in frequency are to be made in a
short time. For this purpose a high reference frequency can be programmed in order to
achieve rapid – “rough” – transient response. This method increases the fundamental
frequency nearly by the square route of the reference frequency relation. When rough
lock is achieved, another synchronous data transfer is needed to switch back to the
original channel spacing. A “fine” lock in will finish the total step response. It may not be
necessary to change reference frequency, but it make sense to perform synchronous
data acquisition in any case. Especially for GSM, PCN, DECT, DAMPS, JDC, PHP
systems the synchronous mode should be used to get best performance of the PMB
2306T.
6WDQGE\ &RQGLWLRQ
The PMB 2306T has two standby modes (standby 1, 2) to reduce the current
consumption.
Standby 1 switches off the whole circuit, the current consumption is reduced below 1 µA.
Standby 2 switches off the counters, the charge pump and the outputs, only the
preamplifiers stay active.
The standby modes do not affect the port output signal. For the influence on the other
output signals VHH VWDQGE\ WDEOH
1RWH I51 I91 Φ51 DQG Φ91 DUH WKH LQYHUWHG VLJQDOV RI I5 I9 Φ5 DQG Φ9
Semiconductor Group
11
02.97
11 Page |
Páginas | Total 35 Páginas | |
PDF Descargar | [ Datasheet Q-67106-H6514.PDF ] |
Número de pieza | Descripción | Fabricantes |
Q-67106-H6514 | PLL-Frequency Synthesizer PMB2306R/PMB2306T Version 2.2 | Siemens Semiconductor Group |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |