Datasheet.kr   

PCA8516P 데이터시트 PDF




NXP Semiconductors에서 제조한 전자 부품 PCA8516P은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 PCA8516P 자료 제공

부품번호 PCA8516P 기능
기능 Stand-alone OSD
제조업체 NXP Semiconductors
로고 NXP Semiconductors 로고


PCA8516P 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 30 페이지수

미리보기를 사용할 수 없습니다

PCA8516P 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
DATA SHEET
PCA8516
Stand-alone OSD
Preliminary specification
File under Integrated Circuits, IC14
Philips Semiconductors
1995 Mar 30




PCA8516P pdf, 반도체, 판매, 대치품
Philips Semiconductors
Stand-alone OSD
4 BLOCK DIAGRAM
Preliminary specification
PCA8516
andbook, full pagewidth
1995 Mar 30
4

4페이지










PCA8516P 전자부품, 판매, 대치품
Philips Semiconductors
Stand-alone OSD
Preliminary specification
PCA8516
6 SERIAL I/O
The PCA8516 has two means by which it can
communicate with a microcontroller: a fast I2C-bus serial
interface and a High-speed serial interface. Selection of
either interface is achieved via pin 15, HIO/I2C. When
HIO/I2C is LOW, the HIO serial interface is selected. When
HIO/I2C is HIGH, the I2C-bus serial interface is selected.
The PCA8516 is programmed by a series of commands
sent via one of these interfaces. There are 16 commands;
each command selecting different functions of the
PCA8516. The 16 commands are described in detail in
Chapter 9.
6.1 I2C-bus serial interface
The I2C-bus serial interface is selected by driving pin 15
(HIO/I2C) HIGH. Data transmission conforms to the fast
I2C-bus protocol; the maximum transmission rate being
400 kHz. The PCA8516 operates in the slave receiver
mode and therefore in normal operation is ‘write only’ from
the master device.
The format of the data streams sent via the I2C-bus
interface is shown in Fig.3. The first data byte is the slave
address 1011 101Xb. The last bit of the slave address is
always a logic 0, except in the Test mode when it could be
a logic 1. Subsequent data bytes contain the commands
for control of the device. Upon the successful reception of
a complete data byte by the shift register, an Acknowledge
bit is sent. A STOP condition terminates the data transfer
operation.
The I2C-bus interface is reset to its initial state (waiting for
a slave address call) by the following conditions:
After a master reset
After a bus error has been detected on the I2C-bus
interface.
Under both these conditions the data held in the shift
register is abandoned.
6.1.1 MAXIMUM SPEED OF THE I2C-BUS
The maximum I2C-bus transmission rate that the
PCE8515 can receive is 400 kHz. However, if the data
byte being transmitted is for display RAM then internal
synchronization of the write operation from the shift
register to the display RAM location is necessary. This will
reduce the maximum transmission speed.
The synchronization process is carried out by on-chip
hardware and takes place during the HSYNC retrace
period when VSYNC is inactive. The I2C-bus clock is
pulled LOW if a complete display RAM data byte is
received before HSYNC becomes active. The I2C-bus
clock will be released when HSYNC becomes active and
then the contents of the shift register will be written into the
display RAM location.
6.2 High-speed serial interface (HIO)
The High-speed serial interface is selected when pin 15
(HIO/I2C) is pulled LOW. The High-speed serial interface
has a 3-wire communication protocol; the maximum
transmission rate being 1 MHz. The interface protocol is
illustrated in Fig.4 and described below.
1. Pin 14 (E) the chip enable pin is driven HIGH. This
LOW-to-HIGH transition clears the shift register and
resets the serial input circuit.
2. On the first HIGH-to-LOW transition of SCLK after the
interface has been enabled, the first data bit (D0) must
be present at the SIN pin.
3. On the following LOW-to-HIGH transition of SCLK, the
first data bit (D0) will be latched into the shift register.
4. On the next HIGH-to-LOW transition of SCLK the
second data bit (D1) must be present at the SIN pin.
Data bit (D1) will be latched into the shift register on
the following LOW-to-HIGH transition of SCLK.
5. The operation specified in step 4 above is repeated
another 6 times, thus loading the shift register with a
complete data byte. This data byte is then transferred
to the command interpreter which takes the
appropriate action.
6. Providing the chip enable signal remains HIGH, a
2nd data byte can be transferred. The 1st data bit of
the next data transfer takes place on the falling edge
of the SCLK signal.
The following points should be noted:
If the chip enable signal is pulled LOW at any time the
shift operation in progress is stopped and the HIO slave
receiver is disabled
The rising edge of the chip enable signal resets the HIO
slave receiver.
1995 Mar 30
7

7페이지


구       성 총 30 페이지수
다운로드[ PCA8516P.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
PCA8516

Stand-alone OSD

NXP Semiconductors
NXP Semiconductors
PCA8516P

Stand-alone OSD

NXP Semiconductors
NXP Semiconductors

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵