|
|
PDF BUK107-50DL Data sheet ( Hoja de datos )
| Número de pieza | BUK107-50DL | |
| Descripción | PowerMOS transistor Logic level TOPFET | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de BUK107-50DL (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
Philips Semiconductors
PowerMOS transistor
Logic level TOPFET
Product specification
BUK107-50DL
DESCRIPTION
Monolithic overload protected logic
level power MOSFET in a surface
mount plastic envelope, intended as
a general purpose switch for
automotive systems and other
applications.
APPLICATIONS
General controller for driving
lamps
small motors
solenoids
QUICK REFERENCE DATA
SYMBOL PARAMETER
VDS Continuous drain source voltage
ID Continuous drain current
PD Total power dissipation
Tj
RDS(ON)
Continuous junction temperature
Drain-source on-state resistance
FEATURES
Vertical power DMOS output
stage
Overload protected up to
85˚C ambient
Overload protection by current
limiting and overtemperature
sensing
Latched overload protection
reset by input
5 V logic compatible input level
Control of power MOSFET
and supply of overload
protection circuits
derived from input
Low operating input current
permits direct drive by
micro-controller
ESD protection on all pins
Overvoltage clamping for turn
off of inductive loads
FUNCTIONAL BLOCK DIAGRAM
INPUT
O/V
CLAMP
RIG
LOGIC AND
PROTECTION
MAX.
50
0.7
1.8
150
200
UNIT
V
A
W
˚C
mΩ
DRAIN
POWER
MOSFET
SOURCE
PINNING - SOT223
PIN DESCRIPTION
1 input
2 drain
3 source
4 drain (tab)
Fig.1. Elements of the TOPFET.
PIN CONFIGURATION
SYMBOL
4D
TOPFET
I
P
123
S
March 1997
1
Rev 1.200
1 page  
Philips Semiconductors
PowerMOS transistor
Logic level TOPFET
Product specification
BUK107-50DL
200 Tj(TO) / C
BUK107-50DL
180
160
140
TYP.
120
100
80
60
0 2 4 6 8 10
VIS / V
Fig.8. Typical overtemperature protection threshold.
Tj(TO) = f(VIS); condition: VDS = 10 V
IIS & IISL / mA
1.0
BUK107-50DL
0.9
0.8
0.7 LATCHED
0.6
0.5
0.4
0.3 RESET
0.2
NORMAL
IISL
IIS
0.1
0
0
246
VIS / V
8
Fig.9. Typical DC input characteristics, Tj = 25 ˚C.
IIS & IISL = f(VIS); normal operation & protection latched
IIS / uA
500
400
300
VIS / V =
5V
BUK107-50DL
200
4V
100
0
-50 0 50 100 150
Tj / C
Fig.10. Typical DC input current.
IIS = f(Tj); parameter VIS; normal operation
VIS(TO) / V
3
2
1
BUK107-50DL
MAX.
TYP.
MIN.
-50 0 50 100 150
Tj / C
Fig.11. Input threshold voltage.
VIS(TO) = f(Tj); conditions: ID = 1 mA; VDS = 5 V
II / mA
10
BUK107-50DL
9
8
7
6
5
4
3
2
1
0
0 2 4 6 8 10
VIS / V
Fig.12. Typical input clamping characteristic.
II = f(VIS); normal operation, Tj = 25 ˚C.
ID / mA
200
BUK107-50DL
150
TYP.
100
50
0
50 52 54 56 58 60
VDS / V
Fig.13. Overvoltage clamping characteristic, 25 ˚C.
ID = f(VDS); conditions: VIS = 0 V; tp ≤ 300 µs
March 1997
5
Rev 1.200
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet BUK107-50DL.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| BUK107-50DL | PowerMOS transistor Logic level TOPFET | NXP Semiconductors |
| BUK107-50DS | PowerMOS transistor Logic level TOPFET | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |