Datasheet.kr   

UMA1021 데이터시트 PDF




NXP Semiconductors에서 제조한 전자 부품 UMA1021은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 UMA1021 자료 제공

부품번호 UMA1021 기능
기능 Low-voltage frequency synthesizer for radio telephones
제조업체 NXP Semiconductors
로고 NXP Semiconductors 로고


UMA1021 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 16 페이지수

미리보기를 사용할 수 없습니다

UMA1021 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
DATA SHEET
UMA1021AM
Low-voltage frequency synthesizer
for radio telephones
Product specification
Supersedes data of 1998 Mar 03
File under Integrated Circuits, IC17
1998 Nov 19




UMA1021 pdf, 반도체, 판매, 대치품
Philips Semiconductors
Low-voltage frequency synthesizer for
radio telephones
Product specification
UMA1021AM
FUNCTIONAL DESCRIPTION
Main divider
The main divider is clocked at pin RFI by the RF signal
which is AC-coupled from an external VCO. The divider
operates with signal levels from 50 to 225 mV (RMS) and
at frequencies from 300 MHz to 2.2 GHz. It consists of a
fully programmable bipolar prescaler followed by a CMOS
counter. The main divider allows programmable ratios
from 512 to 131071 inclusive.
Reference divider
The reference divider is clocked by the signal at pin XTAL.
The applied input signal should be AC-coupled. The circuit
operates with levels from 50 up to 500 mV (RMS) and at
frequencies from 3 to 35 MHz. Any divide ratios from
8 to 2047 inclusive can be programmed.
Phase comparator and charge pump
The phase detector is driven by the edges of the output
signals of the main and reference dividers. The detector
produces current pulses at pin CP. The pulse duration is
equal to the difference in time of arrival of the edges from
the two dividers. If the main divider edge arrives first,
pin CP sinks current. If the reference divider edge arrives
first, pin CP sources current.
The current at pin CP can be controlled via the serial
programming bus as a multiple of the reference current set
by an external pull-down resistor connected between
pin ISET and ground (see Table 2). Pin CP remains active
except in the Power-down mode.
Additional circuitry is included to ensure that the gain of the
phase detector remains linear even for small phase errors.
Out-of-lock detector
The out-of-lock detector is enabled or disabled via the
serial interface by setting bit OOL (dt12) HIGH or LOW
(see Table 1). An open-drain transistor drives the output
pin LOCK. It is recommended to keep the sink current in
the LOW state below 400 µA by applying a pull-up resistor
from pin LOCK to the positive supply. When the out-of-lock
detector is enabled pin LOCK is HIGH if the error at the
phase detector input is less than approximately 25 ns,
otherwise pin LOCK is LOW. If the out-of-lock detector is
disabled, pin LOCK remains HIGH.
Serial programming bus
A simple 3-line unidirectional serial bus is used to program
the circuit.
The 3 lines are DATA (data bits), CLK (clock pulses) and
E (enable signal). The data sent to the device is loaded in
bursts framed by E. Programming clock edges and their
appropriate data bits are ignored until E goes active LOW.
The programmed information is loaded into the addressed
latch when E returns HIGH. During normal operation,
E should be kept HIGH. Only the last 21 bits serially
clocked into the device are retained within the
programming register. Additional leading bits are ignored,
and no check is made on the number of clock pulses.
The fully static CMOS design uses virtually no current
when the programming bus is inactive. It can always
capture new programmed data even during power-down.
When the synthesizer is switched on, the presence of a
signal at the reference divider input is required for correct
programming.
Data format
The data format is shown in Table 1. The first bit entered
is dt16, the last bit is ad0.
The leading bits (dt16 to dt0) make up the data field.
The four trailing bits (ad3 to ad0) are the address field.
The UMA1021AM uses 4 of the 16 available addresses.
These are chosen for compatibility with other Philips
Semiconductors radio telephone ICs. The trailing address
bits are decoded on the rising edge of E. This produces an
internal load pulse to store the data in the addressed latch.
To avoid erroneous divider ratios, the load pulse is not
allowed during data reads by the frequency dividers. This
condition is guaranteed by respecting a minimum E pulse
width after data transfer.
For the divider ratios, the first bits entered (PM16 and
PR10) are the Most Significant Bits (MSBs).
The test register (address 0000) does not normally need to
be programmed. However, if it is programmed all bits in the
data field should be set to logic 0.
Power-down mode
The synthesizer is switched on when both the power-on
input (PON) and the programmed bit dt6 (sPON) are
HIGH. When switched on, the dividers and phase detector
are synchronized to avoid random phase errors. When
switched off, the phase detector is synchronized to avoid
interrupting of the charge pump pulses.
The UMA1021AM has a very low current consumption in
the Power-down mode.
1998 Nov 19
4

4페이지










UMA1021 전자부품, 판매, 대치품
Philips Semiconductors
Low-voltage frequency synthesizer for
radio telephones
Product specification
UMA1021AM
CHARACTERISTICS
All values refer to the typical test and application diagram of Fig.5; VDD1 = VDD2 = 2.7 to 5.5 V; VCC = 2.7 to 5.5 V;
Tamb = 25 °C; unless otherwise specified. Characteristics for which only a typical value is given are not tested.
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
Supplies; pins 3, 12 and 15
VDD1, VDD2
VCC
digital supply voltage
analog supply voltage for charge
pump
IDD total digital supply current of
synthesizer (IDD1 + IDD2)
ICC analog supply current of charge
pump
Itot(pd)
total supply current in
Power-down mode (IDD + ICC)
RF main divider input; pin 5
fRF
VRF(rms)
RF input frequency
input signal level (RMS value)
D/Dm
Zi
main divider ratio
input impedance (real part)
Ci input capacitance
Reference divider input; pin 13
fxtal crystal reference oscillator input
frequency
Vxtal(rms)
sinusoidal input signal level
(RMS value)
D/Dref
Zi
Ci
reference divider ratio
input impedance (real part)
input capacitance
Phase comparator
fph(comp)
floop(max)
phase comparator frequency
maximum loop comparison
frequency
VDD1 = VDD2 = VDD
VCC VDD
2.7
2.7
VDD = 5.5 V
VCC = 5.5 V;
Rset = 5.6 k
logic levels 0 V or VDD
AC-coupled; series
resistance Rs = 50
fRF = 1 GHz
fRF = 2 GHz
fRF = 1 GHz
fRF = 2 GHz
300
50
512
fxtal = 13 MHz
fxtal = 13 MHz
3
50
8
5.5 V
5.5 V
7 9.5 mA
3 3.8 mA
5 50
µA
2 200
MHz
225 mV
131071
750
130
0.5
pF
1.5
pF
35
MHz
500 mV
2 047
10
k
1.3
pF
200
2 000
kHz
kHz
Charge pump current setting; pin 16
Rset external resistor
Vset regulated voltage
connected between
pin 16 and ground
5.6
12
Rset = 5.6 k
1.2
k
V
1998 Nov 19
7

7페이지


구       성 총 16 페이지수
다운로드[ UMA1021.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
UMA1020

Low-voltage dual frequency synthesizer for radio telephones

NXP Semiconductors
NXP Semiconductors
UMA1021

Low-voltage frequency synthesizer for radio telephones

NXP Semiconductors
NXP Semiconductors

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵