Datasheet.kr   

PCF8598C-2T 데이터시트 PDF




NXP Semiconductors에서 제조한 전자 부품 PCF8598C-2T은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 PCF8598C-2T 자료 제공

부품번호 PCF8598C-2T 기능
기능 256 to 1024 8-bit CMOS EEPROMs with I2C-bus interface
제조업체 NXP Semiconductors
로고 NXP Semiconductors 로고


PCF8598C-2T 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 24 페이지수

미리보기를 사용할 수 없습니다

PCF8598C-2T 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
DATA SHEET
PCF85xxC-2 family
256 to 1024 × 8-bit CMOS
EEPROMs with I2C-bus interface
Product specification
File under Integrated Circuits, IC12
1997 Feb 13




PCF8598C-2T pdf, 반도체, 판매, 대치품
Philips Semiconductors
256 to 1024 × 8-bit CMOS EEPROMs with
I2C-bus interface
Product specification
PCF85xxC-2 family
4 ORDERING INFORMATION
TYPE
NUMBER
PCF8582C-2P
PCF8594C-2P
PCF8598C-2P
PCF8582C-2T
PCF8594C-2T
PCF8598C-2T
NAME
DIP8
SO8
SO8
PACKAGE
DESCRIPTION
plastic dual in-line package; 8 leads (300 mil)
plastic small outline package; 8 leads (straight); body width 3.9 mm
plastic small outline package; 8 leads; body width 7.5 mm
VERSION
SOT97-1
SOT96-1
SOT176-1
5 DEVICE SELECTION
Table 1 Device selection code
SELECTION
Bit
Device
b7(1)
1
DEVICE CODE
b6 b5
01
Note
1. The Most Significant Bit (MSB) ‘b7’ is sent first.
b4
0
CHIP ENABLE
b3 b2 b1
A2 A1 A0
R/W
b0
R/W
1997 Feb 13
4

4페이지










PCF8598C-2T 전자부품, 판매, 대치품
Philips Semiconductors
256 to 1024 × 8-bit CMOS EEPROMs with
I2C-bus interface
Product specification
PCF85xxC-2 family
8 I2C-BUS PROTOCOL
The I2C-bus is for 2-way, 2-line communication between
different ICs or modules. The serial bus consists of two
bidirectional lines: one for data signals (SDA), and one for
clock signals (SCL).
Both the SDA and SCL lines must be connected to a
positive supply voltage via a pull-up resistor.
The following protocol has been defined:
Data transfer may be initiated only when the bus is not
busy.
During data transfer, the data line must remain stable
whenever the clock line is HIGH. Changes in the data
line while the clock line is HIGH will be interpreted as
control signals.
8.1 Bus conditions
The following bus conditions have been defined:
Bus not busy: both data and clock lines remain HIGH.
Start data transfer: a change in the state of the data
line, from HIGH-to-LOW, while the clock is HIGH,
defines the START condition.
Stop data transfer: a change in the state of the data
line, from LOW-to-HIGH, while the clock is HIGH,
defines the STOP condition.
Data valid: the state of the data line represents valid
data when, after a START condition, the data line is
stable for the duration of the HIGH period of the clock
signal. There is one clock pulse per bit of data.
8.2 Data transfer
Each data transfer is initiated with a START condition and
terminated with a STOP condition. The number of the data
bytes, transferred between the START and STOP
conditions is limited to 7 bytes in the E/W mode and
8 bytes in the page E/W mode.
Data transfer is unlimited in the read mode.
The information is transmitted in bytes and each receiver
acknowledges with a ninth bit.
Within the I2C-bus specifications a low-speed mode (2 kHz
clock rate) and a high speed mode (100 kHz clock rate)
are defined. The PCF85xxC-2 operates in both modes.
By definition a device that sends a signal is called a
‘transmitter’, and the device which receives the signal is
called a ‘receiver’. The device which controls the signal is
called the ‘master’. The devices that are controlled by the
master are called ‘slaves’.
Each byte is followed by one acknowledge bit. This
acknowledge bit is a HIGH level, put on the bus by the
transmitter. The master generates an extra acknowledge
related clock pulse. The slave receiver which is addressed
is obliged to generate an acknowledge after the reception
of each byte.
The master receiver must generate an acknowledge after
the reception of each byte that has been clocked out of the
slave transmitter.
The device that acknowledges has to pull down the SDA
line during the acknowledge clock pulse in such a way that
the SDA line is stable LOW during the HIGH period of the
acknowledge related clock pulse.
Set-up and hold times must be taken into account.
A master receiver must signal an end of data to the slave
transmitter by not generating an acknowledge on the last
byte that has been clocked out of the slave. In this event
the transmitter must leave the data line HIGH to enable the
master generation of the STOP condition.
1997 Feb 13
7

7페이지


구       성 총 24 페이지수
다운로드[ PCF8598C-2T.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
PCF8598C-2

256 to 1024 x 8-bit CMOS EEPROMs with I2C-bus interface

NXP Semiconductors
NXP Semiconductors
PCF8598C-2

256 to 1024 x 8-bit CMOS EEPROMs with I2C-bus interface

NXP Semiconductors
NXP Semiconductors

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵