|
|
PDF PCK2001RDB Data sheet ( Hoja de datos )
| Número de pieza | PCK2001RDB | |
| Descripción | 14.318 . 133 MHz I2C 1:6 clock buffer | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PCK2001RDB (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
PCK2001R
14.318 – 133 MHz I2C 1:6 clock buffer
Product specification
2000 Jul 25
Philips
Semiconductors
1 page  
Philips Semiconductors
14.318 – 133 MHz I2C 1:6 clock buffer
Product specification
PCK2001R
AC CHARACTERISTICS
SYMBOL
PARAMETER
TEST CONDITIONS
NOTES
LIMITS
Tamb = 0°C to +70°C
MIN TYP9 MAX
UNIT
TP
TH
TL
TP
TH
TL
TP
TH
TL
TP
TH
TL
TSDRISE
TSDFALL
TPLH
TPHL
DUTY CYCLE
CLK period
CLK HIGH time
CLK LOW time
CLK period
CLK HIGH time
CLK LOW time
CLK period
CLK HIGH time
CLK LOW time
CLK period
CLK HIGH time
CLK LOW time
Rise time
Fall time
Buffer LH propagation delay
Buffer HL propagation delay
Output Duty Cycle
33MHz
66MHz
100MHz
133MHz
Measured at 1.5V
1, 6
2, 6, 8
3, 6, 8
1, 6
2, 6, 8
3, 6, 8
1,6
2, 6, 8
3, 6, 8
1, 6
2, 6, 8
3, 6, 8
4, 6, 10
4, 6, 11
6, 7
6, 7
5, 6, 7
29.9
12.3
12.1
14.9
5.6
5.3
9.9
3.3
3.2
7.4
2.6
2.2
1.5
1.5
1.0
1.0
45
30.0
14.3
14.1
15.0
6.8
6.5
10.01
4.2
4.1
7.5
3.1
2.7
2.0
2.5
2.4
2.6
50
30.2
16.3 ns
16.1
15.2
8.0 ns
7.7
10.2
5.1 ns
5.0
7.7
3.6 ns
3.2
4.0 V/ns
4.0 V/ns
3.5 ns
3.5 ns
55 %
TSKW
Bus CLK skew
1, 6 150 250 ps
TDDSKW
Device to device skew
500 ps
NOTES:
1. Clock period and skew are measured on the rising edge at 1.5V.
2. TH is measured at 2.4V as shown in Figure 2.
3. TL is measured at 0.4V as shown in Figure 2.
4. TSDRISE and TSDFALL are measured as a transition through the threshold region VOL = 0.4V and VOH = 2.4V (1 mA) JEDEC specification.
5. Duty cycle should be tested with a 50/50% input.
6. Over MIN (20pF) to MAX (30pF) discrete load, process, voltage, and temperature.
7. Input edge rate for these tests must be faster than 1 V/ns.
8. Calculated at minimum edge rate (1.5ns) to guarantee 45/55% duty cycle at 1.5V. Pulsewidth is required to be wider at the faster edge to
ensure duty cycle specification is met.
9. All typical values are at VCC = 3.3V and Tamb = 25°C.
10. Typical is measured with MAX (30pF) discrete load.
11. Typical is measured with MIN (20pF) discrete load.
2000 Jul 25
5
5 Page 
Philips Semiconductors
14.318 – 133 MHz I2C 1:6 clock buffer
NOTES
Product specification
PCK2001R
2000 Jul 25
11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet PCK2001RDB.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PCK2001RDB | 14.318 . 133 MHz I2C 1:6 clock buffer | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |