|
|
|
부품번호 | 74HCT9046A 기능 |
|
|
기능 | PLL with bandgap controlled VCO | ||
제조업체 | Philips | ||
로고 | |||
전체 30 페이지수
INTEGRATED CIRCUITS
DATA SHEET
74HCT9046A
PLL with bandgap controlled VCO
Product specification
Supersedes data of March 1994
File under Integrated Circuits, IC06
1999 Jan 11
Philips Semiconductors
PLL with bandgap controlled VCO
Product specification
74HCT9046A
C1
C1A
6
C1B
7
R2 12
R2
R1 11
R1
VCO
VCO OUT COMP IN SIG IN
4 3 14
9046A
PHASE
COMPARATOR
1
PC1OUT /
2 PCPOUT
PHASE
COMPARATOR
2
13 PC2 OUT
15 R b
Rb
R3
R4
C2
5 10 9
INH DEM OUT VCO IN
Rs
MBD040 - 1
Fig.4 Functional diagram.
1999 Jan 11
4
4페이지 Philips Semiconductors
PLL with bandgap controlled VCO
Phase comparators
The signal input (SIGIN) can be
directly coupled to the self-biasing
amplifier at pin 14, provided that the
signal swing is between the standard
HC family input logic levels.
Capacitive coupling is required for
signals with smaller swings.
PHASE COMPARATOR 1 (PC1)
This circuit is an EXCLUSIVE-OR
network. The signal and comparator
input frequencies (fi) must have a
50% duty factor to obtain the
maximum locking range. The transfer
characteristic of PC1, assuming
ripple (fr = 2fi) is suppressed, is:
VDEMOUT = -V---π-C---C-- ( ΦSIGIN – ΦCOMPIN)
where:
VDEMOUT is the demodulator output
at pin 10.
VDEMOUT = VPC1OUT (via low-pass).
The phase comparator gain is:
Kp = -V---π-C---C-- ( V ⁄ r)
The average output voltage from
PC1, fed to the VCO input via the
low-pass filter and seen at the
demodulator output at pin 10
(VDEMOUT), is the resultant of the
phase differences of signals (SIGIN)
and the comparator input (COMPIN)
as shown in Fig.6. The average of
VDEMOUT is equal to 1⁄2VCC when
there is no signal or noise at SIGIN
and with this input the VCO oscillates
at the centre frequency (fc). Typical
waveforms for the PC1 loop locked at
fc are shown in Fig.7. This figure also
shows the actual waveforms across
the VCO capacitor at pins 6 and 7
(VC1A and VC1B) to show the relation
between these ramps and the
VCOOUT voltage.
The frequency capture range (2fc) is
defined as the frequency range of
input signals on which the PLL will
lock if it was initially out-of-lock. The
frequency lock range (2fL) is defined
as the frequency range of the input
signals on which the loop will stay
locked if it was initially in lock. The
capture range is smaller or equal to
the lock range.
With PC1, the capture range depends
on the low-pass filter characteristics
and can be made as large as the lock
range. This configuration remains
locked even with very noisy input
signals. Typical behaviour of this type
of phase comparator is that it may
lock to input frequencies close to the
harmonics of the VCO centre
frequency.
PHASE COMPARATOR 2 (PC2)
This is a positive edge-triggered
phase and frequency detector. When
the PLL is using this comparator, the
loop is controlled by positive signal
transitions and the duty factors of
SIGIN and COMPIN are not important.
PC2 comprises two D-type flip-flops,
control gating and a 3-state output
stage with sink and source transistors
acting as current sources, henceforth
called charge pump output of PC2.
The circuit functions as an up-down
counter (Fig.5) where SIGIN causes
an up-count and COMPIN a down
count. The current switch charge
pump output allows a virtually ideal
performance of PC2, due to appliance
of some pulse overlap of the up and
down signals. See Fig.8a.
1999 Jan 11
7
Product specification
74HCT9046A
7페이지 | |||
구 성 | 총 30 페이지수 | ||
다운로드 | [ 74HCT9046A.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
74HCT9046A | PLL with bandgap controlled VCO | Philips |
74HCT9046A | PLL | NXP Semiconductors |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |