Datasheet.kr   

TDA1315H 데이터시트 PDF




NXP Semiconductors에서 제조한 전자 부품 TDA1315H은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 TDA1315H 자료 제공

부품번호 TDA1315H 기능
기능 Digital audio input/output circuit DAIO
제조업체 NXP Semiconductors
로고 NXP Semiconductors 로고


TDA1315H 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 30 페이지수

미리보기를 사용할 수 없습니다

TDA1315H 데이터시트, 핀배열, 회로
INTEGRATED CIRCUITS
DATA SHEET
TDA1315H
Digital audio input/output circuit
(DAIO)
Product specification
Supersedes data of December 1994
File under Integrated Circuits, IC01
1995 Jul 17




TDA1315H pdf, 반도체, 판매, 대치품
Fig.1 Block diagram.

4페이지










TDA1315H 전자부품, 판매, 대치품
Philips Semiconductors
Digital audio input/output circuit (DAIO)
Product specification
TDA1315H
FUNCTIONAL DESCRIPTION
Modes of operation
With respect to the control of the device and the exchange
of non-audio data, a microcontroller (host) mode and a
stand-alone mode can be considered. The selection of the
mode is performed at pin CTRLMODE.
In the stand-alone mode, the device configuration is solely
determined by pins. In the host mode an internal control
register, or pins or both can be used to change the default
settings.
With respect to the direction of the digital audio data, the
device can be operated in either a transmit or a receive
mode under control of a microcontroller. In the stand-alone
mode the device is only a receiver. In the receive mode the
input signal can also be made available at the output pin
IECO (feed-through) to ease the cascading of digital audio
equipment.
The device can be brought to standby mode at all times by
activating the PD pin (power down). In this mode all
functions are disabled, all outputs 3-stated, supply current
is minimized and the contents of the register are saved.
General
For those applications where it is important to save power,
the PD pin is provided, which, when activated, puts the
TDA1315H in standby mode by disabling all functions and
3-stating all outputs, while saving register contents.
As illustrated in Fig.1, the TDA1315H contains the
following major functional blocks:
IEC input section
Biphase demodulator
Frame and error detection
Clock and timing section
IEC output section
Biphase modulator
Audio section (I2S-bus transceiver)
Non-audio section (control and FIFO)
User (microcontroller) interface.
IEC INPUT SECTION
There are two biphase signal inputs to the IEC input
section. IECIN0 accepts TTL levels from, for example, an
optical input device, while IECIN1 is designed for coaxial
cable inputs and requires signal levels of minimum
200 mV (p-p) via an external coupling capacitor. The
selection of the active input channel is performed by pin
IECSEL or by the control register or both. In the receive
mode, the selected input signal is applied internally to the
biphase audio output section to enable a feed-through
function.
BIPHASE DEMODULATOR
In the biphase demodulator, the received signal (for details
see Chapter “References”[1] and [2]) is converted to
binary data and separated into audio and non-audio data
for further processing in their dedicated sections. The
demodulated input signal is also required for frame and
error detection.
FRAME AND ERROR DETECTION
In the frame and error detection block, the framing
information from the received biphase signal is retrieved to
synchronize the biphase demodulator and to allow access
to the audio and non-audio data bits. An out-of-lock
condition of the PLL is flagged at UNLOCK. The validity of
audio samples is indicated at pin INVALID.
CLOCK AND TIMING SECTION
In the clock and timing section, the timing information
inherent to the received biphase signal is retrieved and a
symmetrical master clock signal is generated and output at
pin SYSCLKO. Depending on the mode of operation, the
frequency of this master clock can be selected by pin
CLKSEL, by the control register or both to be either 256fs
or 384fs (fs = audio sampling frequency). This section
contains all the circuitry of a Phase-Locked Loop (PLL),
except for the loop filter components, which are connected
externally to pins RCint and RCfil. When the input signal is
interrupted, the oscillator will slowly drift to the
centre frequency in order to keep the system operating on
a proper frequency. In the transmit mode, all required
timing signals are input at pin SYSCLKI and are derived
from an externally supplied system clock of either 256fs or
384fs. The input HIGH time of that clock may be in the
range between 30% to 70% of the clock period.
IEC OUTPUT SECTION
In the IEC output section, either the received (feed-through
function) or the generated biphase signal is selected for
output at pin IECO, depending on the receive/transmit
mode. The output can be enabled/disabled by pin
IECOEN, by the control register or both, and can drive a
suitable optocoupler and a transformer in parallel.
1995 Jul 17
7

7페이지


구       성 총 30 페이지수
다운로드[ TDA1315H.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
TDA1315

Digital audio input/output circuit DAIO

NXP Semiconductors
NXP Semiconductors
TDA1315H

Digital audio input/output circuit DAIO

NXP Semiconductors
NXP Semiconductors

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵