|
|
PDF HYS72V64220GU-8 Data sheet ( Hoja de datos )
| Número de pieza | HYS72V64220GU-8 | |
| Descripción | 3.3 V 16M x 64/72-Bit SDRAM Modules 3.3 V 32M x 64/72-Bit SDRAM Modules 3.3 V 64M x 64/72-Bit SDRAM Modules | |
| Fabricantes | Siemens | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HYS72V64220GU-8 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
3.3 V 16M × 64/72-Bit SDRAM Modules
3.3 V 32M × 64/72-Bit SDRAM Modules
3.3 V 64M × 64/72-Bit SDRAM Modules
PC100-168 pin unbuffered DIMM Modules
HYS 64/72V16200GU
HYS 64/72V32220GU
HYS 64/72V32200GU
HYS 64/72V64220GU
Preliminary Information
• 168 Pin unbuffered 8 Byte Dual-In-Line SDRAM Modules for PC main memory applications
• One bank 16M × 64, 16M × 72, 32M × 64 and 32M × 72 organization
• Two bank 32M × 64, 32M × 72, 64M × 64 and 64M × 72 organization
• Optimized for byte-write non-parity or ECC applications
• Fully PC board layout compatible to INTEL’s Rev. 1.0 module specification
• JEDEC standard Synchronous DRAMs (SDRAM)
• SDRAM Performance:
fCK Clock frequency (max.)
tAC Clock access time
• Programmed Latencies:
-8 -8B Units
100 100 MHz
6 6 ns
Product Speed
-8 PC100
-8B PC100
CL
2
3
tRCD
2
2
tRP
2
3
• Single + 3.3 V (± 0.3 V) power supply
• Programmable CAS Latency, Burst Length and Wrap Sequence
(Sequential & Interleave)
• Auto Refresh (CBR) and Self Refresh
• Decoupling capacitors mounted on substrate
• All inputs, outputs are LVTTL compatible
• Serial Presence Detect with E2PROM
• Utilizes 32M × 8 SDRAMs in TSOPII-54 packages
• Uses SIEMENS 128Mbit and 256Mbit SDRAM components
• Gold contact pad
• Card Size: 133.35 mm × 31.75 mm × 4.00 mm
Semiconductor Group
1
1998-08-01
1 page  
HYS 64(72)V16200/3222(0)0/64220GU
SDRAM Modules
WE
CS0
DQMB0
DQ(7:0)
CS WE
DQM
DQ0-DQ7
D0
DQMB4
DQ(39:32)
CS WE
DQM
DQ0-DQ7
D4
DQMB1
DQ(15:8)
CS WE
DQM
DQ0-DQ7
D1
DQMB5
DQ(47:40)
CS WE
DQM
DQ0-DQ7
D5
CB(7:0)
CS2
DQMB2
DQ(23:16)
CS WE
DQM
DQ0-DQ7
D8
CS WE
DQM
DQ0-DQ7
D2
DQMB6
DQ(55:48)
CS WE
DQM
DQ0-DQ7
D6
DQMB3
DQ(31:24)
CS WE
DQM
DQ0-DQ7
D3
A0-A11, (A12), BA0, BA1
D0-D7, (D8)
VCC D0-D7, (D8)
C
VSS D0-D7, (D8)
RAS D0-D7, (D8)
CAS D0-D7, (D8)
CKE0
D0-D7, (D8)
Note: D8 is only used in the x72 ECC version.
DQMB7
DQ(63:56)
CS WE
DQM
DQ0-DQ7
D7
E2PROM (256 word x 8 Bit)
SA0 SA0
SA1 SA1 SDA
SA2 SA2 WP
SCL SCL
47 kΩ
CLK0
CLK1
CLK2
CLK3
Clock Wiring
32 M x 64
32 M x 72
4 SDRAM + 3.3 pF
Termination
4 SDRAM + 3.3 pF
Termination
5 SDRAM
Termination
4 SDRAM + 3.3 pF
Termination
SPB03970
Block Diagram for 16M × 64/72 & 32M × 64/72 one bank SDRAM DIMM Modules
(HYS 64/72V16200GU & HYS 64/72V32200GU)
Semiconductor Group
5
1998-08-01
5 Page 
HYS 64(72)V16200/3222(0)0/64220GU
SDRAM Modules
Notes
1. An initial pause of 100 µs is required after power-up, then a Precharge All Banks command
must be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set
Operation can begin.
2. AC timing tests have VIL = 0.4 V and VIH = 2.4 V with the timing referenced to the 1.4 V
crossover point. The transition time is measured between VIH and VIL. All AC measurements
assume tT = 1 ns with the AC output load circuit show. Specified tAC and tOH parameters are
measured with a 50 pF only, without any resisitve termination and with a input signal of 1 V/ns
edge rate between 0.8 V and 2.0 V.
CLOCK
t CH
2.4 V
0.4 V
t CL t T
t SETUP
t HOLD
INPUT
1.4 V
OUTPUT
tAC
t LZ
tAC
t OH
1.4 V
t HZ
SPT03404
I/O
50 pF
Measurement conditions for
tAC and tOH
3. If clock rising time is longer than 1 ns, a time (tT/2 – 0.5) ns has to be added to this parameter.
4. Rated at 1.5 V
5. If tT is longer than 1 ns, a time (tT – 1) ns has to be added to this parameter.
6. Any time that the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh
commands must be given to “wake-up” the device.
7. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after
CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied
once the Self Refresh Exit command is registered.
8. Referenced to the time which the output achieves the open circuit condition, not to output
voltage levels.
Semiconductor Group
11
1998-08-01
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet HYS72V64220GU-8.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HYS72V64220GU-7-D | 3.3 V 64M x 64/72-Bit/ 512MByte SDRAM Modules 168-pin Unbuffered DIMM Modules |  Infineon |
| HYS72V64220GU-75-C2 | 3.3 V 64M x 64/72-Bit/ 512MByte SDRAM Modules 168-pin Unbuffered DIMM Modules | Infineon |
| HYS72V64220GU-75-D | 3.3 V 64M x 64/72-Bit/ 512MByte SDRAM Modules 168-pin Unbuffered DIMM Modules | Infineon |
| HYS72V64220GU-8 | 3.3 V 16M x 64/72-Bit SDRAM Modules 3.3 V 32M x 64/72-Bit SDRAM Modules 3.3 V 64M x 64/72-Bit SDRAM Modules | Siemens |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |