|
|
Número de pieza | LMX3161 | |
Descripción | Single Chip Radio Transceiver | |
Fabricantes | National Semiconductor | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de LMX3161 (archivo pdf) en la parte inferior de esta página. Total 14 Páginas | ||
No Preview Available ! PRELIMINARY
November 1999
LMX3161
Single Chip Radio Transceiver
General Description
The LMX3161 Single Chip Radio Transceiver is a monolithic,
integrated radio transceiver optimized for use in a Digital En-
hanced Cordless Telecommunications (DECT) system. It is
fabricated using National’s ABiC V BiCMOS process
(fT = 18 GHz).
The LMX3161 contains phase locked loop (PLL), transmit
and receive functions. The 1.1 GHz PLL block is shared be-
tween transmit and receive section. The transmitter includes
a frequency doubler, and a high frequency buffer. The re-
ceiver consists of a 2.0 GHz low noise mixer, an intermediate
frequency (IF) amplifier, a high gain limiting amplifier, a fre-
quency discriminator, a received signal strength indicator
(RSSI), and an analog DC compensation loop. The PLL,
doubler, and buffers can be used to implement open loop
modulation along with an external VCO and loop filter. The
circuit features on-chip voltage regulation to allow supply
voltages ranging from 3.0V to 5.5V. Two additional voltage
regulators provide a stable supply source to external dis-
crete stages in the Tx and Rx chains.
The IF amplifier, high gain limiting amplifier, and discrimina-
tor are optimized for 110 MHz operation, with a total IF gain
of 85 dB. The single conversion receiver architecture pro-
vides a low cost, high performance solution for communica-
tions systems. The RSSI output may be used for channel
quality monitoring.
The Single Chip Radio Transceiver is available in a 48-pin
7mm X 7mm X 1.4mm PQFP surface mount plastic pack-
age.
Features
n Single chip solution for DECT RF transceiver
n RF sensitivity to −93 dBm; RSSI sensitivity to −100 dBm
n Two regulated voltage outputs for discrete amplifiers
n High gain (85 dB) intermediate frequency strip
n Allows unregulated 3.0V–5.5V supply voltage
n Power down mode for increased current savings
n System noise figure 6.5 dB (typ)
Applications
n Digital Enhanced Cordless Telecommunications (DECT)
n Personal wireless communications (PCS/PCN)
n Wireless local area networks (WLANs)
n Other wireless communications systems
Block Diagram
MICROWIRE™ is a trademark of National Semiconductor Corporation.
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 1999 National Semiconductor Corporation DS012815
DS012815-1
www.national.com
1 page Absolute Maximum Ratings (Notes 1, 2)
Power Supply Voltage (VCC)
VP
Voltage on Any Pin with
GND = 0V (VI)
Storage Temperature Range (TS)
Lead Temp. (solder, 4 sec)(TL)
−0.3V to +6.5V
−0.3V to +6.5V
−0.3V to VCC +0.3V
−65˚C to +150˚C
+260˚C
Recommended Operating
Conditions
Supply Voltage (VCC)
3.0V to 5.5V
(VP)
VCC to 5.5V
Operating Temperature (TA)
−10˚C to +70˚C
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to
the device may occur. Recommended Operating Conditions indicate condi-
tions for which the device is intended to be functional, but do not guarantee
specific performance limits. For guaranteed specifications and test condi-
tions, see the Electrical Characteristics section. The guaranteed specifica-
tions apply only for the test conditions listed.
Note 2: This device is a high performance RF integrated circuit with an ESD
rating < KeV and is ESD sensitive. Handling and assembly of this device
should only be done at ESD work stations.
Electrical Characteristics
The following specifications are guaranteed for VCC = 3.6V and TA = 25˚C, unless otherwise specified.
Symbol
Parameter
Conditions
Min Typ Max Unit
Current Consumption
IDD, RX
IDD, TX
IDD, PLL
IPD
MIXER
fRF
fIF
ZIN
ZOUT
NF
-Open-Loop Receive Mode
-Open-Loop Transmit Mode
-Closed-Loop PLL Mode
-Power Down Mode
RF Frequency Range
IF Frequency
Input Impedance, RFIN
Output Impedance, Mixer Out
Noise Figure (Single Side Band)
PLL & TX chain powered down
— 50 60
PLL & RX chain powered down
— 27 37
RX & TX chain powered down
—6 8
— — 70
fRF = 1.89 GHz, fIF = 110 MHz, f LO = 1780 MHz (fIN = 890 MHz)
(Note 3)
1.7 — 2.0
(Note 4)
— 110 —
— 15-j5 —
— 160-j70 —
(Notes 5, 6)
— 10 14
mA
mA
mA
µA
GHz
MHz
Ω
Ω
dB
GC
P1dB
OIP3
Conversion Gain
Input 1dB Compression Point
Output 3rd Order Intercept Point
(Note 5)
(Note 5)
(Note 5)
14 17
−24 −20
— 7.5
— dB
— dBm
— dBm
FIN-RF Fin to RF Isolation
FIN-IF Fin to IF Isolation
RF–IF RF to IF Isolation
IF AMPLIFIER
NF Noise Figure
FIN=890 MHz
fIN=1780 MHz
fIN=2670 MHz
fIN=890 MHz
fIN=1780 MHz
fIN=2670 MHz
PIN=0 to −85 dB
fIN = 110 MHz
(Note 7)
— −30 —
— −10.6 —
— −30 —
— −30 —
— −30 —
— −30 —
— −30 —
— 8 11
dB
dB
dB
dB
dB
dB
dB
dB
AV Gain
ZIN Input Impedance
ZOUT
Output Impedance
IF LIMITER
Sens Limiter/Discriminator Sensitivity
(Note 7)
fIN = 110 MHz
BER=10−3
15 24 —
— 150–j120 —
— 190–j20 —
— −65 —
dB
Ω
Ω
dBm
IFIN IF Limiter Input Impedance
DISCRIMINATOR
Disc Gain
fIN = 110 MHz
1X Mode
— 100–j300 —
— 10 —
Ω
mV/˚
(mV/˚ of Phase Shift from Tank Circuit) 3X Mode
— 33 — mV/˚
VOUT
Discriminator Output Peak to Peak
Voltage
1X Mode (Note 8)
3X Mode (Note 8)
80 160 — mV
400 580 — mV
VOS Disc. Output DC Voltage
DISCOUT Disc. Output Impedance
Nominal (Note 10)
1.2 1.82 V
— 300 —
Ω
5 www.national.com
5 Page Function Register Programming Description (F-Latch) (Continued)
Mode
Control
Bit
F15
Model Control Description
Demodulator DC level shift of 1.000V
F16 Demodulator DC level shift of 0.500V
F17 Demodulator DC level shift of 0.250V
F18 Demodulator DC level shift of 0.125V
Setting to
“0” to Select
No Shift
No Shift
No Shift
No Shift
Setting to
“1” to Select
Shift the DC Level
by 1.000V
Shift the DC Level
by 0.500V
Shift the DC Level
by 0.250V
Shift the DC Level
by 0.125V
Power Down Mode/Control Table
Software Power Down Mode (F11=F12=0)
Pin/Bit
Setting to “0”
means
Setting to “1”
means
F6
Receiver ON
Receiver OFF
F7
Transmitter ON
Transmitter OFF
PLL PD
PLL ON
PLL OFF
CE
LMX3161 OFF
LMX3161 ON
Hardwire Power Down Mode (F11=F12=1)
Pin/Bit
Setting to “0”
means
Setting to “1”
means
Rx PD
Receiver OFF
Receiver ON
Tx PD
Transmitter OFF
Transmitter ON
PLL PD
PLL ON
PLL OFF
CE
LMX3161 OFF
LMX3161 ON
11 www.national.com
11 Page |
Páginas | Total 14 Páginas | |
PDF Descargar | [ Datasheet LMX3161.PDF ] |
Número de pieza | Descripción | Fabricantes |
LMX3161 | LMX3161 Single Chip Radio Transceiver | Texas Instruments |
LMX3161 | Single Chip Radio Transceiver | National Semiconductor |
LMX3162 | LMX3162 Single Chip Radio Transceiver | Texas Instruments |
LMX3162 | Single Chip Radio Transceiver | National Semiconductor |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |