DataSheet39.com

What is M5M4V16169DRT-10?

This electronic component, produced by the manufacturer "Mitsubishi", performs the same function as "16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM".


M5M4V16169DRT-10 Datasheet PDF - Mitsubishi

Part Number M5M4V16169DRT-10
Description 16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
Manufacturers Mitsubishi　
Logo Mitsubishi Logo　


There is a preview and M5M4V16169DRT-10 download ( pdf file ) link at the bottom of this page.





Total 30 Pages



Preview 1 page

No Preview Available ! M5M4V16169DRT-10 datasheet, circuit

MITSUBISHI LSIs
M5M4V16169DTP/RT-7,-8,-10,-15
16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
Preliminary
This document is a preliminary Target Spec. and some of the contents are subject to change without notice.
DESCRIPTION
PINCONFIGURATION
(TOP VIEW)
1. The M5M4V16169DTP/RT is a 16M-bit Cached DRAM which integrates input
registers, a 1,048,576-word by 16-bit dynamic memory array and a 1024- word
by 16-bit static RAM array as a Cache memory (block size 8x16) onto a single
monolithic circuit. The block data transfer between the DRAM and the data
transfer buffers (RB1/RB2/WB1/WB2) is performed in one instruction cycle, a
fundamental advantage over a conventional DRAM/SRAM cache.
The RAM is fabricated with a high performance CMOS process, and is ideal for
2. large-capacity memory systems where high speed, low power dissipation, and
low cost are essential. The use of quadruple-layer polysilicon process combined
Vcc
DQCl
DQCu
CC1#
CC0#
WE#
CS#
CMd#
CMs#
K
DQ0
Vss
DQ1
DQ2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
400 mil
70 Vss
69 Ad9
68 Ad8
67 Ad7
66 Ad11
65 Ad10
64 As9
63 As8
62 As7
61 As6
60 DQ15
59 Vss
58 DQ14
57 DQ13
with silicide and double layer aluminum wiring technology, a single-transistor
dynamic storage stacked capacitor cell, and a six-transistor static storage cache
cell provide high circuit density at reduced costs.
VddQ 15
DQ3 16
Vss 17
DQ4 19
70Pin
TSOP
Type II
56 VccQ
55 DQ12
54 Vcc
52 DQ11
FEATURES
VccQ
DQ5
DQ6
Vss
20
21
22
23
0.65mm
Lead
Pitch
51 VccQ
50 DQ10
49 DQ9
48 Vss
DQ7 24
47 DQ8
Type name
M5M4V16169TP/RT-7
M5M4V16169TP/RT-8
M5M4V16169TP/RT-10
SRAM
Access/cycle
5.6ns/7ns
6.4ns/8ns
8.0ns/10ns
DRAM
Access/cycle
49ns/70ns
56ns/80ns
60ns/90ns
Power
Dissipation (Typ)
DRAM: 530
SRAM: 860
DRAM: 500
SRAM: 800
DRAM: 430
SRAM: 660
MCL
As0
As1
As2
RAS#
CAS#
DTD#
Ad0
Ad1
Ad2
Vcc
25
26
27
28
29
30
31
32
33
34
35
46 MCH
45 G#
44 As5
43 As4
42 As3
41 Ad6
40 Ad5
39 Ad4
38 Ad3
37 ADF#
36 Vss
M5M4V16169TP/RT-15
8.0ns/15ns
75ns/120ns
DRAM: 330
SRAM: 420
# 70-pin,400-mil TSOP (type II ) with 0.65mm
lead pitch and 23.49mm package length.
# Multiplexed DRAM address inputs for reduced pin
count and higher system densities.
# Selectable output operation (transparent / latched /
registered) using set command register cycle.
# Single 3.3V +/- 0.3V Power Supply.
(3.3V +/- 0.15V for -7 part)
# 2048 refresh cycles every 64ms (Ad0->Ad10).
# Programmable burst length (1,2,4,8) and burst
sequence (sequential,interleave) with no latency.
# Synchronous design for precise control with
an external clock (K).
# Output retention by advanced mask clock (CMs#).
# All inputs/outputs low capacitance and LVTTL
compatible.
# Separate DRAM and SRAM address inputs
for fast SRAM access.
# Page Mode capability.
# Auto Refresh capability.
# Self Refresh capability.
K
CS#
CMd#
RAS#
: Master Clock
: Chip Select
: DRAM Clock Mask
: Row Addr. Strobe
CAS#
: Column Addr. Strobe
DTD#
: Data Transfer Direction
Ad : DRAM Address
CMs#
: SRAM Clock Mask
CC0#,CC1# : Control Clocks
WE#
: Write Enable
DQC(u/l) : I/O Byte Control
As : SRAM Address
G#
DQ
Vcc
VccQ
Vss
ADF#
: Output Enable
: Data I/O
: Power Supply
: DQ Power Supply
: Ground
:Address Fetch clock
This pin can be None-Connect.
MCL
MCH
:Must Connect Low
:Must Connect High
Vss
Ad9
Ad8
Ad7
Ad11
Ad10
As9
As8
As7
As6
DQ15
Vss
DQ14
DQ13
VccQ
DQ12
Vcc
DQ11
VccQ
DQ10
DQ9
Vss
DQ8
MCH
G#
As5
As4
As3
Ad6
Ad5
Ad4
Ad3
ADF#
Vss
Package code:70P3S-L
70
69
68
67
66
65
64
63
62
61
60
59
58
57 400 mil
56 70Pin
55 TSOP
54 Type II
52
51 0.65mm
50 Lead
49 Pitch
48
47
46
45
44
43
42
41
40
39
38
37
36
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
Vcc
DQCl
DQCu
CC1#
CC0#
WE#
CS#
CMd#
CMs#
K
DQ0
Vss
DQ1
DQ2
VccQ
DQ3
Vss
DQ4
VccQ
DQ5
DQ6
Vss
DQ7
MCL
As0
As1
As2
RAS#
CAS#
DTD#
Ad0
Ad1
Ad2
Vcc
Package code:70P3S-M
MITSUBISHI ELECTRIC
(REV 1.0) Jul. 1998
1

line_dark_gray
M5M4V16169DRT-10 equivalent
MITSUBISHI LSIs
M5M4V16169DTP/RT-7,-8,-10,-15
16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM
FUNCTION TRUTH TABLE
Data Transfer Buffers
Write Buffers
WB1 WB2
Xfer Masks
WB1 WB2
Mask Mask
Read
Buffer
RB1,2
DQ pin
Din Dout
Function
- - - - - - Hi-Z No Operation
-- - - -
SRAM Power Down&
Suspend Data retention
No operation
--
-
-
-
Byte
mask
Hi-Z
DRAM Power Down
No operation
- - - - - - Hi-Z Deselect SRAM
No operation
- - - - - - Valid SRAM Read
SRAM->DO
- - - - - Valid Hi-Z SRAM Write
DIN->SRAM
-
Load
-
Load
-
Load
--
Clear
- Mask
-
-
--
Clear
- Mask
-
-
---
Clear 1 (4)
- or 2 bits
-
Use - Hi-Z Buffer Read Xfer
RB2->SRAM
- - Hi-Z Buffer Write Xfer
SRAM->WB1
Use - Valid Buffer Read Xfer & Read RB2->SRAM->DO
- Valid Hi-Z Buffer Read Xfer & Read DIN->SRAM->WB1
Use - Valid Buffer Read
RB2->DO
- Valid Hi-Z
Buffer Write
DIN->WB1
-- - - - -
-- - - -
--
Load/
Use Use
Load/
Use Use
- - Load
(6) Load/
Use Use
-
(6)
Use
Load/
Use
Load
- Use
- Use
-
- Use - Use Load
Load/
Use Use
- Load
-
Load/
Use Use
-
Load Load
- Use
-
-
-
- Use
-
- Load
-
-
-
-
-
-
-
-
-
-
-- - - - -
-- - - - -
-- - - - -
-- - - - -
-- - - - -
- DRAM Power Down
No operation
- DRAM No OPeration
No operation
- DRAM Read Xfer
DRAM->RB1->RB2
- DRAM Write Xfer1
(3)
WB1->WB2->DRAM
WB1->WB2
(3)
- DRAM Write Xfer1& Read ->DRAM->RB1->RB2
- DRAM Write Xfer2
WB2->DRAM
-
DRAM Write Xfer2& Read
WB2->DRAM
->RB1->RB2
- DRAM Write Xfer3
WB1->WB2->DRAM
-
DRAM Write Xfer3& Read
WB1->WB2
(3)
->DRAM->RB1->RB2
- DRAM Write Xfer4
WB2->DRAM
- DRAM Write Xfer4& Read WB2->DRAM->RB
- DRAM Activate
- DRAM Precharge
Page Call
- Auto Refresh
- Self Refresh Entry
- Set Command Register
Function
Din --> SRAM
Din --> WB1
SRAM --> WB1
WB1 --> WB2
WB2 --> DRAM
Data Transferred (max)
8/16 bits
(5)
8/16bits
(5)
128 bits (8X16bit-block)
128 bits (8X16bit-block)
128 bits (8X16bit-block)
Function
WB2 --> RB
DRAM --> RB
RB --> Dout
RB --> SRAM
Data Transferred (max)
128 bits (8X16bit-block)
128 bits (8X16bit-block)
8/16 bits
(5)
128 bits (8X16bit-block)
DO: Data Out
DIN: Data In
WB1: Write Buffer 1
WB2: Write Buffer 2
RB: Read Buffer
MITSUBISHI ELECTRIC
(REV 1.0) Jul. 1998
5


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for M5M4V16169DRT-10 electronic component.


Information Total 30 Pages
Link URL [ Copy URL to Clipboard ]
Download [ M5M4V16169DRT-10.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
M5M4V16169DRT-10The function is 16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM. MitsubishiMitsubishi
M5M4V16169DRT-15The function is 16MCDRAM:16M(1M-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM. MitsubishiMitsubishi

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

M5M4     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search