|
|
PDF MH1S72CPG-12 Data sheet ( Hoja de datos )
| Número de pieza | MH1S72CPG-12 | |
| Descripción | 75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM | |
| Fabricantes | Mitsubishi | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MH1S72CPG-12 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MH1S72CPG-10,-12,-15
75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM
DESCRIPTION
The MH1S72CPG is 1048576-word by 64-bit
Synchronous DRAM module. This consists of five
industry standard 1Mx16 Synchronous DRAMs in
TSOP and one industory standard EEPROM in
TSSOP.
The mounting of TSOP on a card edge Dual Inline
package provides any application where high
densities and large quantities of memory are
required.
This is a socket type - memory modules, suitable for
easy interchange or addition of modules.
FEATURES
Frequency
CLK Access Time
(Component SDRAM)
-10 100MHz
8ns(CL=3)
85pin 1pin
94pin
95pin
10pin
11pin
-12 83MHz
8ns (CL=3)
-15 67MHz
9ns (CL=3)
Utilizes industry standard 1M x 16 Synchronous DRAMs
TSOP and industry standard EEPROM in TSSOP
168-pin (84-pin dual in-line package)
single 3.3V±0.3V power supply
124pin 40pin
125pin 41pin
Clock frequency 100MHz/83MHz/67MHz
Fully synchronous operation referenced to clock rising
edge
Dual bank operation controlled by BA(Bank Address)
/CAS latency- 1/2/3(programmable)
Burst length- 1/2/4/8(programmable)
Burst type- sequential / interleave(programmable)
Column access - random
Auto precharge / All bank precharge controlled by A10
168pin 84pin
Auto refresh and Self refresh
4096 refresh cycle /64ms
LVTTL Interface
APPLICATION
main memory or graphic memory in computer systems
Module item "-10","-12" , and "-15" show mounted SDRAM devices Cycle time(min.).
MIT-DS-0089-3.0
MITSUBISHI
ELECTRIC
( 1 / 47 )
28.Mar.1997
1 page  
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MH1S72CPG-10,-12,-15
75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM
Serial Presence Detect Table
29
30
31
32-61
62
63
64-71
72
73-90
91-92
93-94
95-98
99-125
126
127
128+
RAS to CAS Delay Min
Active to Precharge Min
Density of each bank on module
Superset Information (may be used in future)
SPD Revision
Checksum for bytes 0-62
Manufactures Jedec ID code per JEP-108E
Manufacturing location
Manufactures Part Number
Revision Code
Manufacturing date
Assembly Serial Number
Manufacture Specific Data
Intetl specification frequency
Intel specification CAS# Latency support
Unused storage locations
-10 30ns
1E
-12 30ns
1E
-15 30ns
1E
-10 60ns
3C
-12 70ns
46
-15 80ns
50
8MByte
02
option
00
rev 1
01
Check sum for -10
B6
Check sum for -12
E9
Check sum for -15
89
MITSUBISHI
1CFFFFFFFFFFFFFF
Miyoshi,Japan
01
Tajima,Japan
02
NC,USA
03
Germany
04
MH1S72CPG-10
4D48315337324350472D3130202020202020
MH1S72CPG-12
4D48315337324350472D3132202020202020
MH1S72CPG-15
4D48315337324350472D3135202020202020
PCB revision
rrrr
year/week code
yyww
serial number
ssssssss
option
00
66MHz
66
CL=3: 04H, CL=2/3: 06H
06
open
00
MIT-DS-0089-3.0
MITSUBISHI
ELECTRIC
( 5 / 47 )
28.Mar.1997
5 Page 
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MH1S72CPG-10,-12,-15
75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM
FUNCTION TRUTH TABLE(continued)
Current State
PRE -
CHARGING
ROW
ACTIVATING
WRITE RE-
COVERING
/S /RAS /CAS /WE Address
Command
Action
H X X XX
DESEL NOP(Idle after tRP)
L H H HX
NOP
NOP(Idle after tRP)
L H H L BA
TBST
ILLEGAL*2
L H L X BA,CA,A10 READ/WRITE ILLEGAL*2
L L H H BA,RA
ACT
ILLEGAL*2
L L H L BA,A10
PRE/PREA NOP*4(Idle after tRP)
L L L HX
REFA
ILLEGAL
Op-Code,
LLLL
Mode-Add
MRS
ILLEGAL
H X X XX
DESEL NOP(Row Active after tRCD
L H H HX
NOP
NOP(Row Active after tRCD
L H H L BA
TBST
ILLEGAL*2
L H L X BA,CA,A10 READ/WRITE ILLEGAL*2
L L H H BA,RA
ACT
ILLEGAL*2
L L H L BA,A10
PRE/PREA ILLEGAL*2
L L L HX
REFA
ILLEGAL
Op-Code,
LLLL
Mode-Add
MRS
ILLEGAL
H X X XX
DESEL NOP
L H H HX
NOP
NOP
L H H L BA
TBST
ILLEGAL*2
L H L X BA,CA,A10 READ/WRITE ILLEGAL*2
L L H H BA,RA
ACT
ILLEGAL*2
L L H L BA,A10
PRE/PREA ILLEGAL*2
L L L HX
REFA
ILLEGAL
Op-Code,
LLLL
Mode-Add
MRS
ILLEGAL
MIT-DS-0089-3.0
MITSUBISHI
ELECTRIC
( 11 / 47 )
28.Mar.1997
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet MH1S72CPG-12.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MH1S72CPG-10 | 75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM | Mitsubishi |
| MH1S72CPG-12 | 75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM | Mitsubishi |
| MH1S72CPG-15 | 75497472-BIT (1048576-WORD BY 72-BIT)SynchronousDRAM | Mitsubishi |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |