|
|
PDF M39832NE Data sheet ( Hoja de datos )
| Número de pieza | M39832NE | |
| Descripción | Single Chip 8 Mbit 1Mb x8 or 512Kb x16 Flash and 256 Kbit Parallel EEPROM Memory | |
| Fabricantes | ST Microelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de M39832NE (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
M39832
Single Chip 8 Mbit (1Mb x8 or 512Kb x16) Flash and
256 Kbit Parallel EEPROM Memory
2.7V to 3.6V SUPPLY VOLTAGE for
PROGRAM, ERASE and READ OPARATIONS
FLASH ARRAY
– Boot block (Top or Bottom location)
– Parameter and Main blocks
– Selectable x8/x16 Data Bus (BYTE pin).
EEPROM ARRAY
– x8 Data Bus only.
120ns ACCESS TIME
(Flash and EEPROM array)
WRITE, PROGRAM and ERASE STATUS BITS
CONCURRENT MODE (Read Flash while
writing to EEPROM)
100,000 ERASE/WRITE CYCLES
10 YEARS DATA RETENTION
LOW POWER CONSUMPTION
– Stand-by mode: 100µA
– Automatic Stand-by mode
64 bytes ONE TIME PROGRAMMABLE
MEMORY (x8 Data Bus only)
STANDARD EPROM/OTP MEMORY
PACKAGE
EXTENDED TEMPERATURE RANGES
PRELIMINARY DATA
TSOP48 (NE)
12 x 20 mm
Figure 1. Logic Diagram
VCC
19
A0-A18
15
DQ0-DQ14
W DQ15A–1
DESCRIPTION
The M39832 is a memory device combining Flash
and EEPROM into a single chip and using single
supply voltage. The memory is mapped in two
arrays: 8 Mbit of Flash memory and 256 Kbit of
EEPROM memory. Each space is independant for
writing, in concurrent mode the Flash Memory can
be read while the EEPROM is being written.
An additional 64 bytes of EPROM are One Time
Programmable.
The M39832 EEPROM memory array is organized
in byte only (regardless on the BYTE pin). It may
be written by byte or by page of 64 bytes and the
integrity of the data can be secured with the help
of the Software Data Protection (SDP).
EE
M39832
EF
G
RP
VSS
BYTE
ERB
FRB
AI00844
February 1999
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1/36
1 page  
Figure 3B. Bottom Boot Block Memory Map and Block Address Table
M39832
BOTTOM BOOT BLOCK
Word-Wide
7FFFFh
Byte-Wide
FFFFFh
78000h
77FFFh
F0000h
EFFFFh
70000h
6FFFFh
E0000h
DFFFFh
68000h
67FFFh
D0000h
CFFFFh
60000h
5FFFFh
C0000h
BFFFFh
58000h
57FFFh
B0000h
AFFFFh
50000h
4FFFFh
A0000h
9FFFFh
48000h
47FFFh
90000h
8FFFFh
40000h
3FFFFh
80000h
7FFFFh
38000h
37FFFh
70000h
6FFFFh
30000h
2FFFFh
60000h
5FFFFh
28000h
27FFFh
50000h
4FFFFh
20000h
1FFFFh
40000h
3FFFFh
18000h
17FFFh
30000h
2FFFFh
10000h
0FFFFh
20000h
1FFFFh
08000h
07FFFh
10000h
0FFFFh
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
64K MAIN BLOCK
00000h
00000h
Byte-Wide Word-Wide
32K MAIN BLOCK
8K PARAMETER BLOCK
8K PARAMETER BLOCK
16K BOOT BLOCK
0FFFFh
08000h
07FFFh
06000h
05FFFh
04000h
03FFFh
00000h
07FFFh
04000h
03FFFh
03000h
02FFFh
02000h
01FFFh
00000h
AI01731B
5/36
5 Page 
M39832
Table 6. User Bus Operations (1)
Operation EE EF G
W
RP BYTE A0 A1 A6 A9 A12 A15
DQ15
A–1
DQ8-
DQ14
DQ0-DQ7
Block
Protection(2,4)
VIH VIL VID
VIL
Pulse
VIH
X
X X X VID X
X
X
X
X
Blocks
Unprotection(4)
VIH VID VID
VIL
Pulse
VIH
X
X X X VID VIH VIH
X
X
X
Block
Protection
Verify(2,4)
VIH VIL VIL VIH VIH X VIL VIH VIL VID A12 A15
X
X
Block Protect
Status (3)
Block
Unprotection VIH VIL VIL VIH VIH X VIL VIH VIH VID A12 A15
Verify(2,4)
X
X
Block Protect
Status (3)
Block
Temporary
Unprotection
VIH X X
X VID X
XXXX X
X
X
X
X
Write the
EEPROM
Identifier (5)
VIH VIL VIH VIL A0 A1 VIL VID X X A–1
VIL VIH
VIH VIL VIH VIH A0 A1 VIL VID X
X
X
X
64 Bytes User
Defined
X
64 Bytes User
Defined
Read the
EEPROM
Identifier (5)
VIL VIH VIH VIL A0 A1 VIL VID X X A–1
VIL VIH
VIL VIH VIH VIH A0 A1 VIL VID X
X
X
X
64 Bytes User
Defined
X
64 Bytes User
Defined
Notes: 1. X = VIL or VIH
2. Block Address must be given on A12-A18 bits.
3. See Table 8.
4. Operation performed on programming equipment.
5. The 65 Bytes User defined EEPROM Identifier are accessed on DQ0-DQ7 with A0 to A5 when BYTE = 1 (x16) or with A–1 to A4
when BYTE = 0 (x8)
Table 7. Read Electronic Signature (following AS instruction or with A9 = VID)
Org.
Code
Device
EE EF G
W
BYTE
A0
A1
Other
Addresses
DQ15
A–1
DQ8-
DQ14
Manufacturer
Word-
VIH VIL VIL VIH VIH VIL VIL Don’t Care
wide
Flash
M39832-T VIH VIL VIL VIH VIH VIH VIL Don’t Care
M39832-B VIH VIL VIL VIH VIH VIH VIL Don’t Care
0
0
0
00h
00h
00h
Manufacturer
VIH VIL VIL VIH
VIL
VIL VIL Don’t Care
Don’t
Care
Hi-Z
Byte-
wide
Flash
M39832-T VIH VIL VIL VIH
VIL
VIH VIL Don’t Care
Don’t
Care
Hi-Z
M39832-B VIH VIL VIL VIH
VIL
VIH VIL Don’t Care
Don’t
Care
Hi-Z
DQ0-
DQ7
20h
D7h
5Bh
20h
D7h
5Bh
11/36
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet M39832NE.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| M39832NE | Single Chip 8 Mbit 1Mb x8 or 512Kb x16 Flash and 256 Kbit Parallel EEPROM Memory | ST Microelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |