|
|
PDF 74LVQ373T Data sheet ( Hoja de datos )
| Número de pieza | 74LVQ373T | |
| Descripción | OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING | |
| Fabricantes | STMicroelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74LVQ373T (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
® 74LVQ373
OCTAL D-TYPE LATCH
WITH 3 STATE OUTPUTS NON INVERTING
s HIGH SPEED: tPD = 6 ns (TYP.) at VCC = 3.3V
s COMPATIBLE WITH TTL OUTPUTS
s LOW POWER DISSIPATION:
ICC = 4 µA (MAX.) at TA = 25 oC
s LOW NOISE: VOLP = 0.4V (TYP.) at VCC = 3.3V
s 75Ω TRANSMISSION LINE OUTPUT DRIVE
CAPABILITY
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 12 mA (MIN)
s PCI BUS LEVELS GUARANTEED AT 24mA
s BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 3.6V (1.2VData Retention)
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 373
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The LVQ373 is a low voltage CMOS OCTAL
D-TYPE LATCH with 3 STATE OUTPUTS NON
INVERTING fabricated with sub-micron silicon
gate and double-layer metal wiring C2MOS
technology. It is ideal for low power and low noise
3.3V applications.
These 8 bit D-Type latchs are controlled by a
latch enable input (LE) and an output enable
PIN CONNECTION AND IEC LOGIC SYMBOLS
M
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74LVQ373M
74LVQ373T
input (OE).
While the LE input is held at a high level, the Q
outputs will follow the data input precisely.
When the LE is taken low, the Q outputs will be
latched precisely at the logic level of D input data.
While the (OE) input is low, the 8 outputs will be
in a normal logic state (high or low logic level)
and while high level the outputs will be in a high
impedance state.
It has better speed performance at 3.3V than 5V
LS-TTL family combined with the true CMOS low
power consuption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
February 1999
1/10
1 page  
74LVQ373
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf =3 ns)
Symb ol
Parameter
T est Con ditio n
VCC
(V)
Valu e
TA = 25 oC
-40 to 85 oC
Min. T yp. Max. Min. Max.
Unit
tPLH Propagation Delay Time
tPHL LE to Q
2.7
3.3(*)
8.0 17.0
6.5 11.0
18.0
12.0
ns
tPLH Propagation Delay Time
tPHL D to Q
2.7
3.3(*)
7.5 15.0
6.0 10.0
16.0
11.0
ns
tPLZ Output Disable Time
tPHZ
2.7
3.3(*)
8.5 20.0
7.0 14.0
21.0
15.0
ns
tPZL Output Enable Time
tPZH
2.7
3.3(*)
9.0 18.0
7.0 12.0
19.0
13.0
ns
tw LE pulse Width, HIGH
2.7
3.3(*)
2.0 5.0
1.5 4.0
6.0 ns
4.0
tsL Setup Time D to LE
tsH HIGH or LOW
2.7
3.3(*)
0.0 3.0
0.0 2.0
4.0
ns
3.0
thL Hold Time D to LE
thH HIGH or LOW
2.7
3.3(*)
0.0 1.5
0.0 1.5
2.0 ns
2.0
tOSLH Output to Output Skew
tOSHL Time (note 1, 2)
2.7
3.3(*)
0.5 1.0
0.5 1.0
1.5 ns
1.5
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any twooutputs of the same device switching in the
same direction, either HIGH or LOW (tOSLH = |tPLHm - tPLHn|, tOSHL = |tPHLm - tpHLn|)
2) Parameter guaranteed by design
(*) Voltage range is 3.3V ± 0.3V
CAPACITIVE CHARACTERISTICS
Symb ol
Parameter
Test Conditions
VCC
(V)
Valu e
TA = 25 oC
-40 to 85 oC
Min. T yp. Max. Min. Max.
Unit
CIN Input Capacitance
3.3
5 pF
COUT Output Capacitance
3.3
10 pF
CPD Power Dissipation
3.3 fIN = 10 MHz
Capacitance (note 1)
10
pF
1) CPD isdefined as the value of the IC’sinternal equivalent capacitance which is calculated fromthe operating current consumption without load. (Referto
Test Circuit).Average operting current can be obtained by the following equation. ICC(opr) = CPD • VCC • fIN + ICC/8(per Latch)
5/10
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet 74LVQ373T.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LVQ373 | OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING | STMicroelectronics |
| 74LVQ373 | Low Voltage Octal Transparent Latch with 3-STATE Outputs |  Fairchild Semiconductor |
| 74LVQ373M | OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING | STMicroelectronics |
| 74LVQ373QSC | Low Voltage Octal Transparent Latch with 3-STATE Outputs | Fairchild Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |